



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD**

**COMMON COURSE STRUCTURE & SYLLABI**

**SEMESTER – I**

S. No.	Course codes	Course Name	Category	Hours per			Credits
				L	T	P	
1.	21D57102	CMOS Digital IC Design	PC	3	0	0	3
2.	21D06102	Microcontrollers and Programmable Digital Signal Processors	PC	3	0	0	3
3.	21D68101a 21D68101b 21D57104b	<b>Program Elective – I</b> Communication Buses and Interfaces Data Acquisition System Design FPGA Architectures and Applications	PE	3	0	0	3
4.	21D68102a 21D68102b 21D38201	<b>Program Elective – II</b> Low Power VLSI Design Nano-materials and Nanotechnology Network Security and Cryptography	PE	3	0	0	3
	21D57106	CMOS Digital IC Design Lab	PC	0	0	4	2
6.	21D06106	Microcontrollers and Programmable Digital Signal Processors Lab	PC	0	0	4	2
7.	21DRM101	Research Methodology and IPR	MC	2	0	0	2
8.	21DAC101a 21DAC101b 21DAC101c	<b>Audit Course – I</b> English for Research paper writing Disaster Management Sanskrit for Technical Knowledge	AC	2	0	0	0
<b>Total</b>							<b>18</b>


**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**

 (Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**
**M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD**
**COMMON COURSE STRUCTURE & SYLLABI**
**SEMESTER – II**

S.No.	Course codes	Course Name	Category	Hours per			Credits
				L	T	P	
1.	21D57101	CMOS Analog IC Design	PC	3	0	0	3
2.	21D06201	Embedded System Design	PC	3	0	0	3
3.	21D68201a 21D68201b 21D68201c	<b>Program Elective – III</b>	PE	3	0	0	3
		Pattern Recognition and Machine Learning					
		Programming Languages for Embedded Software RF IC Design					
4.	21D06203a 21D68202a 21D57202	<b>Program Elective – IV</b>	PE	3	0	0	3
		SoC Architecture					
		System Design with Embedded Linux Physical Design Automation					
5.	21D57105	CMOS Analog IC Design Lab	PC	0	0	4	2
6.	21D06205	Embedded System Design Lab	PC	0	0	4	2
7.	21D06207	Technical seminar	PR	0	0	4	2
8.	21DAC201a 21DAC201b 21DAC201c	<b>Audit Course – II</b>	AC	2	0	0	0
		Pedagogy Studies					
		Stress Management for Yoga Personality Development through Life Enlightenment Skills					
<b>Total</b>							<b>18</b>



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD**

**COMMON COURSE STRUCTURE & SYLLABI**

**SEMSTER - III**

S.No.	Course codes	Course Name	Category	Hours per			Credits
				L	T	P	
1.	21D06204b 21D57204c 21D57204b	<b>Program Elective – V</b> Adhoc and Wireless Sensor Networks VLSI Signal Processing IoT and its Application	PE	3	0	0	3
2.	21DOE301b 21DOE301c 21DOE301e	<b>Open Elective</b> Industrial Safety Business Analytics Waste to Energy	OE	3	0	0	3
3.	21D68301	Dissertation Phase – I	PR	0	0	20	10
4.	21D68302	Co-curricular Activities					2
<b>Total</b>							<b>18</b>

**SEMESTER - IV**

S.No.	Course codes	Course Name	Category	Hours per week			Credits
				L	T	P	
1.	21D68401	Dissertation Phase – II	PR	0	0	32	16
<b>Total</b>							<b>16</b>


**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**

(Established by Govt. of A.P., ACT No.30 of 2008)  
ANANTHAPURAMU – 515 002 (A.P) INDIA

**M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD**
**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	CMOS DIGITAL IC DESIGN	L	T	P	C
21D57102		3	0	0	3
<b>Semester</b>		<b>I</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>To understand the fundamental properties of digital Integrated circuits using basic MOSFET equations and to develop skills for various logic circuits using CMOS related design styles.</li> <li>The course also involves analysis of performance metrics.</li> <li>To teach fundamentals of CMOS Digital integrated circuit design such as importance of Pseudo logic, Combinational MOS logic circuits and Sequential MOS logic circuits.</li> <li>To teach the fundamentals of Dynamic logic circuits and basic semiconductor memories which are the basics for the design of high performance digital integrated circuits.</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>Demonstrate advanced knowledge in Static and dynamic characteristics of CMOS,</li> <li>Estimate Delay and Power of Adders circuits.</li> <li>Classify different semiconductor memories.</li> <li>Analyze, design and implement combinational and sequential MOS logic circuits.</li> <li>Analyze complex engineering problems critically in the domain of digital IC design for conducting research.</li> <li>Solve engineering problems for feasible and optimal solutions in the core area of digital ICs</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
<b>MOS Design Pseudo NMOS Logic:</b> Inverter, Inverter threshold voltage, Output high voltage, Output Low voltage, Gain at gate threshold voltage, Transient response, Rise time, Fall time, Pseudo NMOS logic gates, Transistor equivalency, CMOS Inverter logic.					
<b>UNIT - II</b>		Lecture Hrs:			
<b>Combinational MOS Logic Circuits:</b> MOS logic circuits with NMOS loads, Primitive CMOS logic gates–NOR & NAND gate, Complex Logic circuits design–Realizing Boolean expressions using NMOS gates and CMOS gates, AOI and OIA gates, CMOS full adder, CMOS transmission gates, Designing with Transmission gates.					
<b>UNIT - III</b>		Lecture Hrs:			
<b>Sequential MOS Logic Circuits:</b> Behavior of bistable elements, SR Latch, Clocked latch and flip flop circuits, CMOS D latch and edge triggered flip-flop					
<b>UNIT - IV</b>		Lecture Hrs:			
<b>Dynamic Logic Circuits:</b> Basic principle, Voltage Bootstrapping, Synchronous dynamic pass transistor circuits, Dynamic CMOS transmission gate logic, High performance Dynamic CMOS circuits.					
<b>UNIT - V</b>		Lecture Hrs:			
<b>Semiconductor Memories:</b> Types, RAM array organization, DRAM – Types, Operation, Leakage currents in DRAM cell and refresh operation, SRAM operation Leakage currents in SRAM cells, Flash Memory-NOR flash and NAND flash.					
<b>Textbooks:</b>					
<ol style="list-style-type: none"> <li>Neil Weste, David Harris, “CMOS VLSI Design: A Circuits and Systems Perspective”, 4<sup>th</sup> Edition, Pearson, 2010</li> <li>Digital Integrated Circuit Design – Ken Martin, Oxford University Press, 2011.</li> <li>CMOS Digital Integrated Circuits Analysis and Design – Sung-Mo Kang, Yusuf Leblebici, TMH, 3<sup>rd</sup> Edition, 2011.</li> </ol>					
<b>Reference Books:</b>					



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD**

**COMMON COURSE STRUCTURE & SYLLABI**

1. Introduction to VLSI Systems: A Logic, Circuit and System Perspective – Ming-BO Lin, CRC Press, 2011
2. Digital Integrated Circuits – A Design Perspective, Jan M.Rabaey, AnanthaChandrakasan, Borivoje Nikolic, 2ndEdition, PHI.


**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**

 (Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**
**M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD**
**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	MICROCONTROLLERS AND PROGRAMMABLE	L	T	P	C
21D06102	DIGITAL SIGNAL PROCESSORS	3	0	0	3
Semester		I			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• To learn about ARM Microcontroller architectural features</li> <li>• To understand the ARM ‘C’ Programming for various applications</li> <li>• To study the DSP processor fundamentals and its development tools</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>• Learn about ARM Microcontroller architectural features</li> <li>• Understand the ARM ‘C’ Programming for various applications</li> <li>• Study the DSP processor fundamentals and its development tools</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
<b>ARM Cortex-Mx Processor:</b> Applications, Programming model – Registers, Operation - modes, Exceptions and Interrupts, Reset Sequence, Instruction Set (ARM and Thumb), Unified Assembler Language, Memory Maps, Memory Access Attributes, Permissions, Bit-Band Operations, Unaligned and Exclusive Transfers. Pipeline, Bus Interfaces.					
<b>UNIT - II</b>		Lecture Hrs:			
Exceptions, Types, Priority, Vector Tables, Interrupt Inputs and Pending behaviour, Fault Exceptions, Supervisor and Pendable Service Call, Nested Vectored Interrupt Controller, Basic Configuration, SYSTICK Timer, Interrupt Sequences, Exits, Tail Chaining, Interrupt Latency.					
<b>UNIT - III</b>		Lecture Hrs:			
LPC 17xx microcontroller- Internal memory, GPIOs, Timers, ADC, UART and other serial interfaces, PWM, RTC, WDT.					
<b>UNIT - IV</b>		Lecture Hrs:			
Programmable DSP (P-DSP) Processors: Harvard architecture, Multi port memory, architectural structure of P-DSP- MAC unit, Barrel shifters, Introduction to TI DSP processor family					
<b>UNIT - V</b>		Lecture Hrs:			
VLIW architecture and TMS320C6000 series, architecture study, data paths, cross paths, Introduction to Instruction level architecture of C6000 family, Assembly Instructions memory addressing, for arithmetic, logical operations.					
<b>Textbooks:</b>					
1. Joseph Yiu, “The definitive guide to ARM Cortex-M3”, Elsevier, 2nd Edition 2. Venkatramani B. and Bhaskar M. “Digital Signal Processors: Architecture, Programming and Applications”, TMH, 2 <sup>nd</sup> Edition.					
<b>Reference Books:</b>					
1. Sloss Andrew N, Symes Dominic, Wright Chris, “ARM System Developer's Guide: Designing and Optimizing”, Morgan Kaufman Publication. 2. Steve furber, “ARM System-on-Chip Architecture”, Pearson Education 3. Frank Vahid and Tony Givargis, “Embedded System Design”, Wiley 4. Technical references and user manuals on <a href="http://www.arm.com">www.arm.com</a> , NXP Semiconductor <a href="http://www.nxp.com">www.nxp.com</a> and Texas Instruments <a href="http://www.ti.com">www.ti.com</a>					



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD**

**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	COMMUNICATION BUSES AND INTERFACES	L	T	P	C
21D68101a	Program Elective – I	3	0	0	3
	Semester	I			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• To understand the concepts of different types of serial buses.</li> <li>• To learn about CAN, PCIe and USB architecture</li> <li>• To learn about data streaming using serial communication protocols</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>• Understand the concepts of different types of serial buses.</li> <li>• Learn about CAN, PCIe and USB architecture</li> <li>• Learn about data streaming using serial communication protocols</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
<b>Serial Busses-</b> Cables, Serial busses, serial versus parallel, Data and Control Signal- data frame, data rate, features, Limitations and applications of RS232, RS485, I2C , SPI					
<b>UNIT - II</b>		Lecture Hrs:			
<b>CAN ARCHITECTURE-</b> ISO 11898-2, ISO 11898-3, Data Transmission- ID allocation, Bit timing, Layers- Application layers, Object layer, Transfer layer, Physical layer, Frame formats- Data frame, Remote frame, Error frame, Over load frame, Ack slot, Inter frame spacing, Bit spacing, Applications.					
<b>UNIT - III</b>		Lecture Hrs:			
<b>PCIe</b> Revision, Configuration space- configuration mechanism, Standardized registers, Bus enumeration, Hardware and Software implementation, Hardware protocols, Applications.					
<b>UNIT - IV</b>		Lecture Hrs:			
<b>USB</b> Transfer Types- Control transfers, Bulk transfer, Interrupt transfer, Isochronous transfer. Enumeration- Device detection, Default state, Addressed state, Configured state, enumeration sequencing. Descriptor types and contents- Device descriptor, configuration descriptor, Interface descriptor, Endpoint descriptor, String descriptor. Device driver.					
<b>UNIT - V</b>		Lecture Hrs:			
<b>Data streaming Serial Communication Protocol-</b> Serial Front Panel Data Port(SFPDP) configurations, Flow control, serial FPDP transmission frames, fiber frames and copper cable.					
<b>Textbooks:</b>					
<ol style="list-style-type: none"> <li>1. A Comprehensive Guide to controller Area Network – Wilfried Voss, Copperhill Media Corporation, 2nd Ed., 2005.</li> <li>2. Serial Port Complete-COM Ports, USB Virtual Com Ports and Ports for Embedded Systems- Jan Axelson, Lakeview Research, 2nd Ed.,</li> </ol>					
<b>Reference Books:</b>					
<ol style="list-style-type: none"> <li>1.USB Complete – Jan Axelson, Penram Publications.</li> <li>2.PCI Express Technology – Mike Jackson, Ravi Budruk, Mindshare Press.</li> </ol>					


**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**

 (Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**
**M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD**
**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	DATA ACQUISITION SYSTEM DESIGN	L	T	P	C
21D68101b	Program Elective – I	3	0	0	3
	Semester	I			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>To understand the different types of communication interface buses.</li> <li>To familiarize different methods of ADC's and DAC's characteristics, specifications</li> <li>To study the software tools to develop the code and implementation for data acquisition system</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
Students will be able to					
<ul style="list-style-type: none"> <li>Understand the different types of communication interface uses.</li> <li>Familiarize different methods of ADC's and DAC's characteristics, specifications</li> <li>Study the software tools to develop the code and implementation for data acquisition system</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
Fundamentals of Data Acquisition Systems, Sensors and Transducers, Signal conditioning - Introduction, Types of signal conditioning, Classes of signal conditioning, DAQ Hardware, DAQ Software, Communications Cabling, Parameters of a DAQ System.					
<b>UNIT - II</b>		Lecture Hrs:			
Data acquisition system configuration, Computer plug in I/O, Distributed I/O, Stand-alone or distributed loggers/controllers- Introduction, Methods of operation, Stand-alone logger/controller hardware, firmware & software design, Communications hardware interface, Host software, Considerations, internal systems, USB overall structure, PCMCIA card					
<b>UNIT - III</b>		Lecture Hrs:			
<b>Data Acquisition Systems:</b> Hardware-Introduction, Plug-in DAQ Systems, Converters A/D, Converters D/A, Amplifier, Multiplexer/De-multiplexer, Power Management, Timing System, Filtering, Memory Board, Bus Interface.					
<b>UNIT - IV</b>		Lecture Hrs:			
Communication Bus-Bus and FireWire, Serial Communications, Wireless, Ethernet and Bluetooth, GSM for Data Acquisition System, PCI and PCI Express, Standard VME.					
<b>UNIT - V</b>		Lecture Hrs:			
<b>Design of Data Acquisition System:</b> Introduction to the Design, Functional Design of high-Speed Computers-Based DAS, Portable DAS, Design Guidelines for High-Performance Multichannel. Software for Data Acquisition Systems, Introduction to LabVIEW, Android for DAQ, Design of Firmware, Example of Implementation of a Software.					
<b>Textbooks:</b>					
1. Maurizio Di Paolo Emilio "Data acquisition systems-from fundamentals to applied design" springer, 2013. 2. John Park and Steve Mackay "Practical Data acquisition for instrumentation and control systems" Elsevier, 2003.					
<b>Reference Books:</b>					
1. Robert H King, "Introduction to Data Acquisition with LabVIEW", 2nd edition, 2012, McGraw					


**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**

(Established by Govt. of A.P., ACT No.30 of 2008)  
ANANTHAPURAMU – 515 002 (A.P) INDIA

**M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD**
**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	FPGA ARCHITECTURES AND APPLICATIONS	L	T	P	C
21D57104b	Program Elective – I	3	0	0	3
	Semester	I			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>To acquire knowledge about various architectures and device technologies of PLD's.</li> <li>To comprehend FPGA Architectures.</li> <li>To analyze System level Design and their application for Combinational and Sequential Circuits.</li> <li>To familiarize with Anti-Fuse Programmed FPGAs.</li> <li>To apply knowledge of this subject for various design applications.</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>Acquire knowledge about various architectures and device technologies of PLD's.</li> <li>Comprehend FPGA Architectures.</li> <li>Analyze System level Design and their application for Combinational and Sequential Circuits.</li> <li>Familiarize with Anti-Fuse Programmed FPGAs.</li> <li>Apply knowledge of this subject for various design applications.</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
<b>Introduction to Programmable Logic Devices:</b> Introduction, Simple Programmable Logic Devices – Read Only Memories, Programmable Logic Arrays, Programmable Array Logic, Programmable Logic Devices/Generic Array Logic; Complex Programmable Logic Devices–Architecture of Xilinx Cool Runner XCR3064XL CPLD, CPLD Implementation of a Parallel Adder with Accumulation.					
<b>UNIT - II</b>	<b>Field Programmable Gate Arrays</b>	Lecture Hrs:			
<b>Field Programmable Gate Arrays:</b> Organization of FPGAs, FPGA Programming Technologies, Programmable Logic Block Architectures, Programmable Interconnects, and Programmable I/O blocks in FPGAs, Dedicated Specialized Components of FPGAs, and Applications of FPGAs.					
<b>UNIT - III</b>		Lecture Hrs:			
<b>SRAM Programmable FPGAs:</b> Introduction, Programming Technology, Device Architecture, the Xilinx XC2000, XC3000 and XC4000 Architectures.					
<b>UNIT - IV</b>		Lecture Hrs:			
<b>Anti-Fuse Programmed FPGAs:</b> Introduction, Programming Technology, Device Architecture, The Actel ACT1, ACT2 and ACT3 Architectures.					
<b>UNIT - V</b>		Lecture Hrs:			
<b>Design Applications:</b> General Design Issues, Counter Examples, A Fast Video Controller, A Position Tracker for a Robot Manipulator, A Fast DMA Controller, Designing Counters with ACT devices, Designing Adders and Accumulators with the ACT Architecture					
<b>Textbooks:</b>					
1. Field Programmable Gate Array Technology - Stephen M. Trimberger, Springer International Edition.					
2. Digital Systems Design - Charles H. Roth Jr, LizyKurian John, Cengage Learning.					
<b>Reference Books:</b>					
1. Field Programmable Gate Arrays-John V.Oldfield, Richard C.Dorf, Wiley India.					
2. Digital Design Using Field Programmable Gate Arrays - Pak K. Chan/SamihaMourad, Pearson Low Price Edition.					
3. Digital Systems Design with FPGAs and CPLDs-Ian Grout, Elsevier,Newnes.					
4. FPGA based System Design-Wayne Wolf, Prentice Hall Modern Semiconductor Design Series.					


**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**

(Established by Govt. of A.P., ACT No.30 of 2008)  
ANANTHAPURAMU – 515 002 (A.P) INDIA

**M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD**
**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	LOW POWER VLSI DESIGN	L	T	P	C
21D68102a	Program Elective – II	3	0	0	3
	Semester	I			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>To understand the concepts of velocity saturation, Impact Ionization and Hot Electron Effect</li> <li>To implement Low power design approaches for system level and circuit level measures.</li> <li>To design low power adders, multipliers and memories for efficient design of systems.</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>Understand the concepts of velocity saturation, Impact Ionization and Hot Electron Effect</li> <li>Implement Low power design approaches for system level and circuit level measures.</li> <li>Design low power adders, multipliers and memories for efficient design of systems.</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
<b>Fundamentals:</b> Need for Low Power Circuit Design, Sources of Power Dissipation – Static and Dynamic Power Dissipation, Short Circuit Power Dissipation, Glitching Power Dissipation, Short Channel Effects – Drain Induced Barrier Lowering and Punch Through, Surface Scattering, Velocity Saturation, Impact Ionization, Hot Electron Effect.					
<b>UNIT - II</b>		Lecture Hrs:			
<b>Low-Power Design Approaches:</b> Low-Power Design through Voltage Scaling – VTCMOS circuits, MTCMOS circuits, Architectural Level Approach – Pipelining and Parallel Processing Approaches. Switched Capacitance Minimization Approaches: System Level Measures, Circuit Level Measures, Mask level Measures.					
<b>UNIT - III</b>		Lecture Hrs:			
<b>Low-Voltage Low-Power Adders:</b> Introduction, Standard Adder Cells, CMOS Adder's Architectures – Ripple Carry Adders, Carry Look Ahead Adders, Carry Select Adders, Carry Save Adders, Low-Voltage Low-Power Design Techniques – Trends of Technology and Power Supply Voltage, Low-Voltage Low-Power Logic Styles.					
<b>UNIT - IV</b>		Lecture Hrs:			
<b>Low-Voltage Low-Power Multipliers:</b> Introduction, Overview of Multiplication, Types of Multiplier Architectures, Braun Multiplier, Baugh Wooley Multiplier, Booth Multiplier, Introduction to Wallace Tree Multiplier.					
<b>UNIT - V</b>		Lecture Hrs:			
<b>Low-Voltage Low-Power Memories:</b> Basics of ROM, Low-Power ROM Technology, Future Trend and Development of ROMs, Basics of SRAM, Memory Cell, Precharge and Equalization Circuit, Low-Power SRAM Technologies, Basics of DRAM, Self-Refresh Circuit, Future Trend and Development of DRAM.					
<b>Textbooks:</b>					
1. CMOS Digital Integrated Circuits – Analysis and Design – Sung-Mo Kang, Yusuf Leblebici, TMH, 2011.					
2. Low-Voltage, Low-Power VLSI Subsystems – Kiat-Seng Yeo, Kaushik Roy, TMH Professional Engineering.					
<b>Reference Books:</b>					
1. Introduction to VLSI Systems: A Logic, Circuit and System Perspective – Ming-BO Lin, CRC Press, 2011.					
2. Low Power CMOS Design – AnanthaChandrasekaran, IEEE Press/Wiley International, 1998.					
3. Low Power CMOS VLSI Circuit Design – Kaushik Roy, Sharat C. Prasad, John Wiley & Sons, 2000.					


**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**

 (Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**
**M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD**
**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	NANOMATERIALS AND NANOTECHNOLOGY	L	T	P	C
21D68102b	Program Elective – II	3	0	0	3
<b>Semester</b>		<b>I</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>To understand the basic idea behind the design and fabrication of nano scale systems.</li> <li>To understand and formulate new engineering solutions for current problems and technologies for future applications.</li> <li>To acquire knowledge on the operation of fabrication and characterization devices to achieve precisely designed systems.</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>Understand the basic science behind the design and fabrication of nano scale systems.</li> <li>Understand and formulate new engineering solutions for current problems and competing technologies for future applications.</li> <li>Make inter disciplinary projects applicable to wide areas by clearing and fixing the boundaries in system development.</li> <li>Gather detailed knowledge of the operation of fabrication and characterization devices to achieve precisely designed systems.</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
Introduction of nano materials and nanotechnologies, Features of nanostructures, Applications of nano materials and technologies. Nano dimensional Materials 0D, 1D, 2D structures – Size Effects – Fraction of Surface Atoms – Specific Surface Energy and Surface Stress – Effect on the Lattice Parameter – Phonon Density of States – the General Methods available for the Synthesis of Nanostructures – precipitate – reactive– hydrothermal/solvo thermal methods – suitability of such methods for scaling – potential Uses.					
<b>UNIT - II</b>		Lecture Hrs:			
Fundamentals of nanomaterials, Classification, Zero-dimensional nanomaterials, One-dimensional nanomaterials, Two-dimensional nano materials, three dimensional nanomaterials. Low Dimensional Nanomaterials and its Applications, Synthesis, Properties and applications of Low Dimensional Carbon-Related Nanomaterials.					
<b>UNIT - III</b>		Lecture Hrs:			
Micro- and Nanolithography Techniques, Emerging Applications, Introduction to Micro electro mechanical Systems (MEMS), Advantages and Challenges of MEMS, Fabrication Technologies, Surface Micromachining, Bulk Micromachining, Molding. Introduction to Nano Phonics.					
<b>UNIT - IV</b>		Lecture Hrs:			
Introduction, Synthesis of CNTs - Arc-discharge, Laser-ablation, Catalytic growth, Growth mechanisms of CNT's - Multi-walled nanotubes, Single-walled nano tubes Optical properties of CNT's, Electrical transport in perfect nanotubes, Applications as case studies. Synthesis and Applications of CNTs.					
<b>UNIT - V</b>		Lecture Hrs:			
Ferroelectric materials, coating, molecular electronics and Nano electronics, biological and environmental, membrane based application, polymer based application.					
<b>Textbooks:</b>					
<ol style="list-style-type: none"> <li>Kenneth J.Klabunde and Ryan M.Richards, “Nanoscale Materials in Chemistry”, 2nd edition, John Wiley and Sons, 2009.</li> <li>I Gusev and A Rempel, “Nanocrystalline Materials”, Cambridge International Science Publishing, 1st Indian edition by Viva Books Pvt. Ltd. 2008.</li> <li>B.S.Murty, P.Shankar, Baldev Raj, B.B.Rath, James Murday, “Nanoscience and Nanotechnology”, Tata McGrawHill Education 2012.</li> </ol>					

**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**

(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**



**M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD**

**COMMON COURSE STRUCTURE & SYLLABI**

**Reference Books:**

1. Digital Integrated Circuit Design – Ken Martin, Oxford University Press, 2011.
2. Digital Integrated Circuits - A Design Perspective, Jan M.Rabaey, AnantChandrakasan, Borvivoje Nikolic, 2nd Edition, PHI.


**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**

 (Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**
**M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD**
**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	NETWORK SECURITY AND CRYPTOGRAPHY	L	T	P	C
21D38201	Program Elective – II	3	0	0	3
Semester		I			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>To identify and utilize different forms of cryptography techniques.</li> <li>To incorporate authentication and security in the network applications.</li> <li>To distinguish among different types of threats to the system and handle the same.</li> </ul>					
<b>Course Outcomes (CO):</b>					
<ul style="list-style-type: none"> <li>Identify and utilize different forms of cryptography techniques.</li> <li>Incorporate authentication and security in the network applications.</li> <li>Distinguish among different types of threats to the system and handle the same.</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
<b>Security:</b> Need, security services, Attacks, OSI Security Architecture, one-time passwords, Model for Network security, Classical Encryption Techniques like substitution ciphers, Transposition ciphers, Cryptanalysis of Classical Encryption Techniques.					
<b>UNIT - II</b>		Lecture Hrs:			
<b>Number Theory:</b> Introduction, Fermat's and Euler's Theorem, The Chinese Remainder Theorem, Euclidean Algorithm, Extended Euclidean Algorithm, and Modular Arithmetic.					
<b>UNIT - III</b>		Lecture Hrs:			
<b>Private-Key (Symmetric) Cryptography:</b> Block Ciphers, Stream Ciphers, RC4 Stream cipher, Data Encryption Standard (DES), Advanced Encryption Standard (AES), Triple DES, RC5, IDEA, Linear and Differential Cryptanalysis.					
<b>UNIT - IV</b>		Lecture Hrs:			
<b>Public-Key (Asymmetric) Cryptography:</b> RSA, Key Distribution and Management, Diffie-Hellman Key Exchange, Elliptic Curve Cryptography, Message Authentication Code, hash functions, message digest algorithms: MD4 MD5, Secure Hash algorithm, RIPEMD-160, HMAC.					
<b>UNIT - V</b>		Lecture Hrs:			
<b>Authentication and System Security:</b> IP and Web Security Digital Signatures, Digital Signature Standards, Authentication Protocols, Kerberos, IP security Architecture, Encapsulating Security Payload, Key Management, Web Security Considerations, Secure Socket Layer, Secure Electronic Transaction Intruders, Intrusion Detection, Password Management, Worms, viruses, Trojans, Virus Countermeasures, Firewalls, Trusted Systems.					
<b>Textbooks:</b>					
<ol style="list-style-type: none"> <li>William Stallings, "Cryptography and Network Security, Principles and Practices", Pearson Education, 3rd Edition.</li> <li>Charlie Kaufman, Radia Perlman and Mike Speciner, "Network Security, Private Communication in a Public World", Prentice Hall, 2<sup>ND</sup> Edition.</li> </ol>					
<b>Reference Books:</b>					
1. Christopher M. King, ErtemOsmanoglu, Curtis Dalton, "Security Architecture, Design Deployment and Operations", RSA Pres,					



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**

(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD**

**COMMON COURSE STRUCTURE & SYLLABI**

- |   |
|---|
| <ol style="list-style-type: none"><li>2. Stephen Northcutt, LenyZeltser, Scott Winters, Karen Kent, and Ronald W. Ritchey, “Inside Network Perimeter Security”, Pearson Education, 2 ndEdition</li><li>3. Richard Bejlich, “The Practice of Network Security Monitoring: Understanding Incident Detection and Response”, William Pollock Publisher, 2013.</li></ol> |
|---|



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD**

**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	CMOS DIGITAL IC DESIGN LAB	L	T	P	C
21D57106		0	0	4	2
<b>Semester</b>		<b>I</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• To explain the VLSI Design Methodologies using any VLSI design tool.</li> <li>• To grasp the significance of various design logic Circuits in full-custom IC Design.</li> <li>• To explain the Physical Verification in Layout Extraction.</li> <li>• To fully appreciate the design and analyze of CMOS Digital Circuits.</li> <li>• To grasp the Significance of Pre-Layout Simulation and Post-Layout Simulation.</li> </ul>					
<b>Course Outcomes (CO):</b>					
<ul style="list-style-type: none"> <li>• Explain the VLSI Design Methodologies using any VLSI design tool.</li> <li>• Grasp the significance of various design logic Circuits in full-custom IC Design.</li> <li>• Explain the Physical Verification in Layout Extraction.</li> <li>• Fully appreciate the design and analyze of CMOS Digital Circuits.</li> </ul> <p>Grasp the Significance of Pre-Layout Simulation and Post-Layout Simulation.</p>					
<b>List of Experiments:</b>					
<p>The students are required to design and implement the Circuit and Layout of any <b>TEN</b> Experiments using CMOS 130nm Technology.</p> <ol style="list-style-type: none"> <li>1. Inverter Characteristics.</li> <li>2. NAND and NOR Gate</li> <li>3. XOR and XNOR Gate</li> <li>4. 2:1 Multiplexer</li> <li>5. Full Adder</li> <li>6. RS-Latch</li> <li>7. Clock Divider</li> <li>8. JK-Flip Flop</li> <li>9. Synchronous Counter</li> <li>10. Asynchronous Counter</li> <li>11. Static RAM Cell</li> <li>12. Dynamic Logic Circuits</li> <li>13. Linear Feedback Shift Register</li> </ol>					
<b>Lab Requirements:</b>					
<b>Software:</b>					
Mentor Graphics Tool/ Cadence/ Synopsys/Industry Equivalent Standard Software					
<b>Hardware:</b>					
Personal Computer with necessary peripherals, configuration and operating System.					


**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**

(Established by Govt. of A.P., ACT No.30 of 2008)  
ANANTHAPURAMU – 515 002 (A.P) INDIA

**M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD**
**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	MICROCONTROLLERS AND PROGRAMMABLE DIGITAL SIGNAL PROCESSORS LAB	L	T	P	C
21D06106		0	0	4	2
<b>Semester</b>		<b>I</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• To write the ARM 'C' programming for applications</li> <li>• To understand the interfacing of various modules with ARM 7/ ARM Cortex-M3</li> <li>• To develop assembly and C Programming for DSP processors</li> </ul>					
<b>Course Outcomes (CO):</b>					
<ul style="list-style-type: none"> <li>• Install, configure and utilize tool sets for developing applications based on ARM processor core.</li> <li>• Design and develop the ARM7 based embedded systems for various applications.</li> <li>• Develop application programs on ARM and DSP development boards both in assembly and C.</li> <li>• Design and Implement the digital filters on DSP6713 processor.</li> <li>• Analyze the hardware and software interaction and integration.</li> </ul>					
<b>List of Experiments:</b>					
<p><b>Part A)</b> Experiments to be carried out on Cortex-Mx development boards and using GNU tool-chain</p> <ol style="list-style-type: none"> <li>1. Blink an LED with software delay, delay generated using the SysTick timer.</li> <li>2. System clock real time alteration using the PLL modules.</li> <li>3. Control intensity of an LED using PWM implemented in software and hardware.</li> <li>4. Control an LED using switch by polling method, by interrupt method and flash the LED once every five switch presses.</li> <li>5. UART Echo Test.</li> <li>6. Take analog readings on rotation of rotary potentiometer connected to an ADC channel.</li> <li>7. Temperature indication on an RGB LED.</li> <li>8. Mimic light intensity sensed by the light sensor by varying the blinking rate of an LED.</li> <li>9. Evaluate the various sleep modes by putting core in sleep and deep sleep modes.</li> <li>10. System reset using watchdog timer in case something goes wrong.</li> <li>11. Sample sound using a microphone and display sound levels on LEDs.</li> </ol> <p><b>Part B)</b> Experiments to be carried out on DSP C6713 evaluation kits and using Code Composer Studio (CCS)</p> <ol style="list-style-type: none"> <li>12. To develop an assembly code and C code to compute Euclidian distance between any two points</li> <li>13. To develop assembly code and study the impact of parallel, serial and mixed execution</li> <li>14. To develop assembly and C code for implementation of convolution operation</li> <li>15. To design and implement filters in C to enhance the features of given input sequence/signa</li> </ol>					
<b>Software Requirements:</b>					
Keil for ARM, Code Composer Studio					
<b>Hardware Requirements:</b>					
ARM Cortex Mx Development Boards, TI TMS C6713 evaluation kit					


**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**

 (Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**
**M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD**
**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	RESEARCH METHODOLOGY AND IPR	L	T	P	C
21DRM101		2	0	0	2
<b>Semester</b>		<b>I</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• Identify an appropriate research problem in their interesting domain.</li> <li>• Understand ethical issues understand the Preparation of a research project thesis report.</li> <li>• Understand the Preparation of a research project thesis report</li> <li>• Understand the law of patent and copyrights.</li> <li>• Understand the Adequate knowledge on IPR</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>• Analyze research related information</li> <li>• Follow research ethics</li> <li>• Understand that today's world is controlled by Computer, Information Technology, but tomorrow world will be ruled by ideas, concept, and creativity.</li> <li>• Understanding that when IPR would take such important place in growth of individuals &amp; nation, it is needless to emphasis the need of information about Intellectual Property Right to be promoted among students in general &amp; engineering in particular.</li> <li>• Understand that IPR protection provides an incentive to inventors for further research work and investment in R &amp; D, which leads to creation of new and better products, and in turn brings about, economic growth and social benefits.</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
Meaning of research problem, Sources of research problem, Criteria Characteristics of a good research problem, Errors in selecting a research problem, scope, and objectives of research problem. Approaches of investigation of solutions for research problem, data collection, analysis, interpretation, Necessary instrumentations					
<b>UNIT - II</b>		Lecture Hrs:			
Effective literature studies approaches, analysis Plagiarism, Research ethics, Effective technical writing, how to write report, Paper Developing a Research Proposal, Format of research proposal, a presentation and assessment by a review committee.					
<b>UNIT - III</b>		Lecture Hrs:			
Nature of Intellectual Property: Patents, Designs, Trade and Copyright. Process of Patenting and Development: technological research, innovation, patenting, development. International Scenario: International cooperation on Intellectual Property. Procedure for grants of patents, Patenting under PCT.					
<b>UNIT - IV</b>		Lecture Hrs:			
Patent Rights: Scope of Patent Rights. Licensing and transfer of technology. Patent information and databases. Geographical Indications.					
<b>UNIT - V</b>		Lecture Hrs:			
New Developments in IPR: Administration of Patent System. New developments in IPR; IPR of Biological Systems, Computer Software etc. Traditional knowledge Case Studies, IPR and IITs.					
<b>Textbooks:</b>					
<ol style="list-style-type: none"> <li>1. Stuart Melville and Wayne Goddard, "Research methodology: an introduction for science &amp; engineering students"</li> <li>2. Wayne Goddard and Stuart Melville, "Research Methodology: An Introduction"</li> </ol>					
<b>Reference Books:</b>					
<ol style="list-style-type: none"> <li>1. Ranjit Kumar, 2nd Edition, "Research Methodology: A Step by Step Guide for beginners"</li> <li>2. Halbert, "Resisting Intellectual Property", Taylor &amp; Francis Ltd ,2007.</li> <li>3. Mayall, "Industrial Design", McGraw Hill, 1992.</li> <li>4. Niebel, "Product Design", McGraw Hill, 1974.</li> </ol>					



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**

(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD**

**COMMON COURSE STRUCTURE & SYLLABI**

- |  |
|--|
| <ol style="list-style-type: none"><li>5. Asimov, “Introduction to Design”, Prentice Hall, 1962.</li><li>6. Robert P. Merges, Peter S. Menell, Mark A. Lemley, “ Intellectual Property in New Technological Age”, 2016.</li></ol> |
|--|


**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**

(Established by Govt. of A.P., ACT No.30 of 2008)  
ANANTHAPURAMU – 515 002 (A.P) INDIA

**M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD**
**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	CMOS ANALOG IC DESIGN	L	T	P	C
21D57101		3	0	0	3
<b>Semester</b>		<b>II</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>This course focuses on theory, analysis and design of analog integrated circuits in both Bipolar and Metal-Oxide-Silicon (MOS) technologies.</li> <li>Basic design concepts, issues and tradeoffs involved in analog IC design are explored.</li> <li>Intuitive understanding and real-life applications are emphasized throughout the course.</li> <li>To learn about Design of CMOS Op Amps, Compensation of Op Amps, Design of Two-Stage Op Amps, Power Supply Rejection Ratio of Two-Stage Op Amps, Cascade Op Amps, Measurement Techniques of OP Amp.</li> <li>To know about Characterization of Comparator, Two-Stage, Open-Loop Comparators, Improving the Performance of Open-Loop Comparators, Discrete-Time Comparators etc.</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>Design MOSFET based analog integrated circuits.</li> <li>Analyze analog circuits at least to the first order.</li> <li>Appreciate the trade-offs involved in analog integrated circuit design.</li> <li>Understand and appreciate the importance of noise and distortion in analog circuits.</li> <li>Analyze complex engineering problems critically in the domain of analog IC design for conducting research.</li> <li>Solve engineering problems for feasible and optimal solutions in the core area</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
<b>Basic MOS Device Physics:</b> General Considerations, MOS I/V Characteristics, Second Order effects, MOS Device models and MOS Capacitor. Short Channel Effects and Device Models. Single Stage Amplifiers – Basic Concepts, Common Source Stage, Source Follower, Common Gate Stage, Cascode Stage.					
<b>UNIT - II</b>		Lecture Hrs:			
<b>Differential Amplifiers:</b> Single Ended and Differential Operation, Basic Differential Pair, Common Mode Response, Differential Pair with MOS loads, Gilbert Cell. Passive and Active Current Mirrors – Basic Current Mirrors, Cascode Current Mirrors, Active Current Mirrors. Current Steering Circuit					
<b>UNIT - III</b>		Lecture Hrs:			
<b>Frequency Response of Amplifiers:</b> General Considerations, Common Source Stage, Source Followers, Common Gate Stage, Cascode Stage, Differential Pair. Noise – Types of Noise, Representation of Noise in circuits, Noise in single stage amplifiers, Noise in Differential Pairs.					
<b>UNIT - IV</b>		Lecture Hrs:			
<b>Feedback Amplifiers:</b> General Considerations, Feedback Topologies, Effect of Loading. Operational Amplifiers – General Considerations, One Stage Op Amps, Two Stage Op Amps, Gain Boosting, Common – Mode Feedback, Input Range limitations, Slew Rate, Power Supply Rejection, Noise in Op Amps, Stability and Frequency Compensation.					
<b>UNIT - V</b>		Lecture Hrs:			
<b>Comparators:</b> Characterization of comparator, Two-Stage, Open-Loop comparators, Other Open-Loop Comparators, Improving the Performance of Open-Loop Comparators, Discrete-Time Comparators.					
<b>Textbooks:</b>					



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD**

**COMMON COURSE STRUCTURE & SYLLABI**

1. B.Razavi, “Design of Analog CMOS Integrated Circuits”, 2<sup>nd</sup> Edition, McGraw Hill Edition 2016.
2. Paul.R.Gray & Robert G. Meyer, “Analysis and Design of Analog Integrated Circuits”, Wiley, 5<sup>th</sup> Edition, 2009.

**Reference Books:**

1. T.C.Carusone, D.A.Johns & K.Martin, “Analog Integrated Circuit Design”, 2<sup>nd</sup> Edition, Wiley, 2012.
2. P.E.Allen & D.R.Holberg, “CMOS Analog Circuit Design”, 3<sup>rd</sup> Edition, Oxford University Press, 2011.
3. R.Jacob Baker, “CMOS Circuit Design, Layout, and Simulation”, 3<sup>rd</sup> Edition, Wiley, 2010.
4. Adel S. Sedra, Kenneth C. Smith, Arun, “Microelectronic Circuits”, 6<sup>th</sup> Edition, Oxford University Press



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD**

**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	EMBEDDED SYSTEMS DESIGN	L	T	P	C
21D06201		3	0	0	3
<b>Semester</b>		<b>II</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• To differentiate between a General purpose and an Embedded System.</li> <li>• To provide knowledge on the building blocks of Embedded System.</li> <li>• To understand the requirement of Embedded firmware and its role in API.</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>• Expected to differentiate the design requirements between General Purpose and Embedded Systems.</li> <li>• Expected to acquire the knowledge of firmware design principles.</li> <li>• Expected to understand the role of Real Time Operating System in Embedded Design.</li> <li>• To acquire the knowledge and experience of task level Communication in any Embedded System.</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
Introduction to Embedded Systems: Definition of Embedded System, Embedded Systems Vs General Computing Systems, History of Embedded Systems, Classification, Major Application Areas, Purpose of Embedded Systems, Characteristics and Quality Attributes of Embedded Systems.					
<b>UNIT - II</b>		Lecture Hrs:			
Typical Embedded System: Core of the Embedded System: General Purpose and Domain Specific Processors, ASICs, PLDs, Commercial Off-The-Shelf Components (COTS), Memory: ROM, RAM, Memory according to the type of Interface, Memory Shadowing, Memory selection for Embedded Systems, Sensors and Actuators, Communication Interface: Onboard and External Communication Interfaces. DDR , Flash, NVRAM					
<b>UNIT - III</b>		Lecture Hrs:			
Embedded Firmware: Reset Circuit, Brown-out Protection Circuit, Oscillator Unit, Real Time Clock, Watchdog Timer, Embedded Firmware Design Approaches and Development Languages.					
<b>UNIT - IV</b>		Lecture Hrs:			
RTOS Based Embedded System Design: Operating System Basics, Types of Operating Systems, Tasks, Process and Threads, Multiprocessing and Multitasking, Task Scheduling.					
<b>UNIT - V</b>		Lecture Hrs:			
Task Communication: Shared Memory, Message Passing, Remote Procedure Call and Sockets, Task Synchronization: Task Communication/Synchronization Issues, Task Synchronization Techniques, Device Drivers, How to Choose an RTOS.					
<b>Textbooks:</b>					
1. Introduction to Embedded Systems - Shibu K.V, Mc Graw Hill.					
<b>Reference Books:</b>					
1. Embedded Systems - Raj Kamal, TMH.					
2. Embedded System Design - Frank Vahid, Tony Givargis, John Wiley.					
3. Embedded Systems – Lyla, Pearson, 2013					
4. An Embedded Software Primer - David E. Simon, Pearson Education.					


**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**

 (Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**
**M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD**
**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	PATTERN RECOGNITION AND MACHINE LEARNING	L	T	P	C
21D68201a	Program Elective – III	3	0	0	3
<b>Semester</b>		<b>II</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• To understand the mathematical formulation of patterns.</li> <li>• To study the various linear models.</li> <li>• To understand the basic classifiers.</li> <li>• To distinguish different models.</li> </ul>					
<b>Course Outcomes (CO):</b>					
Student will be able to					
<ul style="list-style-type: none"> <li>• Learn the basics of pattern classes and functionality.</li> <li>• Construct the various linear models.</li> <li>• Understand the importance kernel methods.</li> <li>• Learn the Markov and Mixed models.</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
<b>Introduction to Pattern recognition:</b> Mathematical Formulation and Basic Functional Equation, Reduction of Dimensionality, Experiments in Pattern Classification, Backward Procedure for Both Feature Ordering- and Pattern Classification, Suboptimal Sequential Pattern Recognition, Nonparametric Design of Sequential Pattern Classifiers, Analysis of Optimal Performance and a Multiclass Generalization					
<b>UNIT - II</b>		Lecture Hrs:			
<b>Linear Models:</b> Linear Basis Function Models -Maximum likelihood and least squares, Geometry of least squares , Sequential learning, Regularized least squares, Multiple outputs , The Bias-Variance Decomposition, Bayesian Linear Regression -Parameter distribution, Predictive, Equivalent, Bayesian Model Comparison, Probabilistic Generative Models-Continuous inputs , Maximum likelihood solution, Discrete features, Exponential family, Probabilistic Discriminative Models - Fixed basis functions, Logistic regression, Iterative reweighted least squares, Multiclass logistic regression, Probit regression, Canonical link functions					
<b>UNIT - III</b>		Lecture Hrs:			
<b>Kernel Methods:</b> Constructing Kernels, Radial Basis Function Networks - Nadaraya-Watson model, Gaussian Processes -Linear regression revisited, Gaussian processes for regression, Learning the hyper parameters, Automatic relevance determination, Gaussian processes for classification, Laplace approximation, Connection to neural networks, Sparse Kernel Machines- Maximum Margin Classifiers, Overlapping class distributions, Relation to logistic regression, Multiclass SVMs, SVMs for regression, Computational learning theory, Relevance Vector Machines- RVM for regression, Analysis of sparsity, RVM for classification					
<b>UNIT - IV</b>		Lecture Hrs:			
<b>Graphical Models:</b> Bayesian Networks, Example: Polynomial regression, Generative models, Discrete variables, Linear-Gaussian models, Conditional Independence- Three example graphs, Dseparation, Markov Random Fields -Conditional independence properties, Factorization properties, Illustration: Image de-noising, Relation to directed graphs, Inference in Graphical Models- Inference on a chain, Trees, Factor graphs, The sum-product algorithm, The max-sum algorithm, Exact inference in general graphs, Loopy belief propagation, Learning the graph structure.					
<b>UNIT - V</b>		Lecture Hrs:			
<b>Mixture Models and EM algorithm:</b> K-means Clustering-Image segmentation and compression, Mixtures of Gaussians-Maximum likelihood, EM for Gaussian mixtures, An Alternative View of EMGaussian mixtures revisited, Relation to K-means, Mixtures of Bernoulli distributions, EM for					



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
 (Established by Govt. of A.P., ACT No.30 of 2008)  
 ANANTHAPURAMU – 515 002 (A.P) INDIA

**M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD**

**COMMON COURSE STRUCTURE & SYLLABI**

Bayesian linear regression, The EM Algorithm in General, Combining Models- Tree-based Models, Conditional Mixture Models- Mixtures of linear regression models, Mixtures of logistic models, Mixtures of experts.

**Textbooks:**

1. Sequential methods in Pattern Recognition and Machine Learning-K.S.Fu, Academic Press, volume no.52.
2. Pattern Recognition and Machine Learning- C. Bishop-Springer,2006.

**Reference Books:**

1. Pattern Classification- Richard o. Duda, Peter E. hart, David G. Stork, John Wiley& Sons, 2<sup>nd</sup> Ed., 2001.
2. The elements of Statistical Learning- Trevor Hastie, Robert Tibshirani, Jerome H. Friedman, Springer, 2nd Ed., 2009


**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**

 (Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**
**M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD**
**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	PROGRAMMING LANGUAGES FOR EMBEDDED SOFTWARE	L	T	P	C
21D68201b	Program Elective – III	3	0	0	3
<b>Semester</b>		<b>II</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>To introduce students to various programming languages like C, C++,Java script, PERL, etc.</li> <li>To distinguish between Procedural and OOP language, Introduce features of OOPs etc.</li> <li>To demonstrate the development of some typical applications using different Programming languages.</li> </ul>					
<b>Course Outcomes (CO):</b>					
Students will be able to:					
<ul style="list-style-type: none"> <li>Introduce students to various programming languages like C, C++,Java script, PERL, etc.</li> <li>Distinguish between Procedural and OOP language, Introduce features of OOPs etc.</li> <li>Demonstrate the development of some typical applications using different Programming languages.</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
<b>Embedded ‘C’ Programming:</b> Bitwise operations, Dynamic memory allocation, OS services, linked stack and queue, Sparse matrices, Binary tree, Interrupt handling in C, Code optimization issues, Writing LCD drives, LED drivers, Drivers for serial port communication, Embedded Software Development Cycle and Methods (Waterfall, Agile).					
<b>UNIT - II</b>		Lecture Hrs:			
<b>Object Oriented Programming:</b> Introduction to procedural, modular, object oriented and generic programming techniques, Limitations of procedural programming, objects, classes, data members, methods, data encapsulation, data Abstraction and information hiding, inheritance, polymorphism.					
<b>UNIT - III</b>		Lecture Hrs:			
<b>CPP Programming:</b> ‘cin’, ‘cout’, formatting and I/O manipulators, new and delete operators, Defining a class, data members and methods, ‘this’ pointer, constructors, destructors, friend function, dynamic memory allocation.					
<b>UNIT - IV</b>		Lecture Hrs:			
<b>Overloading and Inheritance:</b> Need of operator overloading, overloading the assignment, overloading using friends, type conversions, single inheritance, base and derived classes, friend classes, types of inheritance, hybrid inheritance, multiple inheritance. Templates: Function template and class template, member function templates and template arguments					
<b>UNIT - V</b>		Lecture Hrs:			
<b>Exception Handling:</b> Syntax for exception handling code: try-catch-throw, Multiple Exceptions. <b>Scripting Languages:</b> Overview of Scripting Languages – PERL, CGI, VB Script, Java Script. PERL: Operators, Statements Pattern Matching etc. Data Structures, Modules, Objects, Tied Variables, Inter process Communication Threads, Compilation & Line Interfacing.					
<b>Textbooks:</b>					
1. Michael J. Pont , “Embedded C”, Pearson Education, 2ndEdition,2008 2.Robert Sedgewick, “Algorithms in C++”, Addison Wesley PublishingCompany, 1999.					
<b>Reference Books:</b>					
1. Randal L. Schwartz, “Learning Perl”, O’Reilly Publications, 6th Edition2011 2.Michael Berman, “Data structures via C++”, Oxford UniversityPress, 2002					



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD**

**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	RF IC DESIGN	L	T	P	C
21D68201c	Program Elective – III	3	0	0	3
<b>Semester</b>		<b>II</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• To introduce students the concept of tuned circuit, matching network, reflection coefficients, transmission lines and MOS high frequency behavior etc.</li> <li>• To demonstrate design of High Frequency Amplifiers.</li> <li>• To introduce various types of Power Amplifiers and PLLs</li> </ul>					
<b>Course Outcomes (CO):</b>					
Students will be able to					
<ul style="list-style-type: none"> <li>• Introduce students the concept of tuned circuit, matching network, reflection coefficients, transmission lines and MOS high frequency behavior etc.</li> <li>• Demonstrate design of High Frequency Amplifiers.</li> <li>• Introduce various types of Power Amplifiers and PLLs</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
<b>RF Tuned Circuits:</b> RF systems – Basic architectures, Maximum Power Transfer, Passive RLC Networks, Parallel RLC tank, Q, Series RLC networks, matching, Pi match, T match, Passive components in IC: Resistors, capacitors, Inductors, Transceiver Architectures.					
<b>UNIT - II</b>		Lecture Hrs:			
<b>Nonlinearity and Reflection Coefficient:</b> Nonlinearity and Time Variance of system, sensitivity and dynamic range, Review of MOS Device Physics, MOS device review, Distributed Systems, Transmission lines, reflection coefficient, the wave equation Lossy transmission lines Smith charts – plotting gamma, Noise in FET: Thermal noise, flicker noise review					
<b>UNIT - III</b>		Lecture Hrs:			
<b>High Frequency Amplifier Design:</b> Bandwidth estimation using open-circuit time constants, Bandwidth estimation using short-circuit time constants, Rise-time, delay and bandwidth, Zeros to enhance bandwidth, Shunt- series amplifiers, tuned amplifiers Cascaded amplifiers, Noise figure, Intrinsic MOS noise parameters, LNA Design, Power match versus noise match.					
<b>UNIT - IV</b>		Lecture Hrs:			
<b>RF Power Amplifiers:</b> Multiplier based mixers, Subsampling mixers & Mixer Design, RF Power Large signal performance Amplifiers, Class A, AB, B, C amplifiers, Class D, E, F amplifiers, RF Power amplifier design issues.					
<b>UNIT - V</b>		Lecture Hrs:			
<b>PLL:</b> Voltage controlled oscillators, Resonators, Negative resistance oscillators, Phase locked loops, Linearized PLL models, Phase detectors, charge pumps, Loop filters, PLL design examples, Frequency synthesis and oscillator Frequency division, integer-N synthesis, Fractional frequency synthesis, Phase noise.					
<b>Textbooks:</b>					
1. Thomas H. Lee, “The Design of CMOS Radio-Frequency Integrated Circuits”, Cambridge University Press, 2004.					



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**

(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD**

**COMMON COURSE STRUCTURE & SYLLABI**

2.BehzadRazavi, “RF Microelectronics”, Prentice Hall, 1997.

**Reference Books:**

1. Abidi, P.R. Gray, and R.G. Meyer, eds., “Integrated Circuits for Wireless Communications”, New York: IEEE Press, 1999.

2.R. Ludwig and P. Bretchko, “RF Circuit Design, Theory andApplications”, Pearson, 2000



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD**

**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	SoC ARCHITECTURE	L	T	P	C
21D06203a	Program Elective – IV	3	0	0	3
<b>Semester</b>		<b>II</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• To understand the basics related to SoC architecture and different approaches related to SoC Design.</li> <li>• To select an appropriate robust processor for SoC Design</li> <li>• To select an appropriate memory for SoC Design.</li> <li>• To realize real time case studies</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>• Understand the basics related to SoC architecture and different approaches related to SoC Design.</li> <li>• Select an appropriated robust processor for SoC Design</li> <li>• Select an appropriate memory for SoC Design.</li> <li>• Realize real time case studies</li> </ul>					
<b>UNIT - I</b>		<b>Lecture Hrs:</b>			
<b>Introduction to the System Approach:</b> System Architecture, Components of the system, Hardware & Software, Processor Architectures, Memory & Addressing. System level interconnection, An approach for SOC Design, System Architecture and Complexity.					
<b>UNIT - II</b>		<b>Lecture Hrs:</b>			
<b>Processors:</b> Introduction, Processor Selection for SOC, Basic concepts in Processor Architecture, Basic concepts in Processor Microarchitecture, Basic elements in Instruction handling. Buffers: minimizing Pipeline Delays, Branches, More Robust Processors, Vector Processors and Vector Instruction extensions, VLIW Processors, Superscalar Processors					
<b>UNIT - III</b>		<b>Lecture Hrs:</b>			
<b>Memory Design for SOC:</b> Overview: SOC external memory, SOC Internal Memory, Size, Scratchpads and Cache memory, Cache Organization, Cache data, Write Policies, Strategies for line replacement at miss time, Other Types of Cache, Split – I, and D – Caches, Multilevel Caches, SOC Memory System, Models of Simple Processor – memory interaction.					
<b>UNIT - IV</b>		<b>Lecture Hrs:</b>			
<b>Interconnect, Customization and Configurability:</b> Interconnect Architectures, Bus: Basic Architectures, SOC Standard Buses , Analytic Bus Models, Using the Bus model, Effects of Bus transactions and contention time. <b>SOC Customization:</b> An overview, Customizing Instruction Processor, Reconfigurable Technologies, Mapping design onto Reconfigurable devices, Instance- Specific design, Customizable Soft Processor, Reconfiguration - overhead analysis and trade-off analysis on reconfigurable Parallelism.					
<b>UNIT - V</b>		<b>Lecture Hrs:</b>			
<b>Application Studies/ Case Studies:</b> SOC Design approach; AES-algorithms, Design and evaluation; Image compression–JPEG compression.					
<b>Textbooks:</b>					
1. Computer System Design System-on-Chip - Michael J. Flynn and Wayne Luk, Wiely India Pvt. Ltd.					
2. ARM System on Chip Architecture – Steve Furber, 2ndEdition, 2000, Addison Wesley Professional.					
<b>Reference Books:</b>					

**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**

(Established by Govt. of A.P., ACT No.30 of 2008)

**ANANTHAPURAMU – 515 002 (A.P) INDIA**



**M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD**

**COMMON COURSE STRUCTURE & SYLLABI**

1. Design of System on a Chip: Devices and Components – Ricardo Reis, 1st Ed., 2004, Springer
2. Co-Verification of Hardware and Software for ARM System on Chip Design (Embedded Technology) – Jason Andrews – Newnes, BK and CDROM.
3. System on Chip Verification – Methodologies and Techniques – Prakash Rashinkar, Peter Paterson and Leena Singh L, 2001, Kluwer Academic Publishers



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD**

**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	SYSTEM DESIGN WITH EMBEDDED LINUX Program Elective – IV	L	T	P	C
		21D68202a	3	0	0
<b>Semester</b>		<b>II</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• To understand the importance of Embedded Linux in system design</li> <li>• To analyze the architecture of embedded Linux in detail</li> <li>• To explain the Linux BSP for a hardware platform</li> <li>• To develop and Debug the drivers in Embedded Linux</li> </ul>					
<b>Course Outcomes (CO):</b>					
Students will be able to					
<ul style="list-style-type: none"> <li>• Understand the importance of Embedded Linux in system design</li> <li>• Analyze the architecture of embedded Linux in detail</li> <li>• Explain the Linux BSP for a hardware platform</li> <li>• Develop and Debug the drivers in Embedded Linux</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
<b>Introduction:</b> Need of Embedded Linux, Embedded Linux versus Desktop Linux, Embedded Linux Distributions Embedded Linux Architecture, Kernel Architecture: Hardware Abstraction Layer (HAL), Memory Manager, Scheduler, File System, IO Subsystem, Networking Subsystems, IPC; User Space, Linux Start-Up Sequence.					
<b>UNIT - II</b>		Lecture Hrs:			
<b>Board Support Package:</b> Inserting BSP in Kernel Build Procedure, the Boot Loader Interface, Memory Map, Interrupt Management, the PCI Subsystem, Timers, UART, and Power Management. Embedded Storage: Flash Map, Memory Technology Device, MTD Architecture, Embedded File Systems.					
<b>UNIT - III</b>		Lecture Hrs:			
<b>Embedded Drivers:</b> Linux Serial Driver, Ethernet Driver, and I2C Subsystem on Linux, USB Gadgets, Watchdog Timer, and Kernel Modules. Porting Applications: Architectural Comparison, Application Porting Roadmap.					
<b>UNIT - IV</b>		Lecture Hrs:			
<b>Real-Time Linux:</b> Linux and Real-Time: Building and Debugging: Building the Kernel, Building the Root File System, Integrated Development Environment, Elementary Concepts of Debugging. Embedded Graphics: Graphics System, Introduction to Display Hardware.					
<b>UNIT - V</b>		Lecture Hrs:			
<b>uClinux:</b> Linux on MMU - Less Systems, Program Load and Execution, Memory Management, File / Memory Mapping.					
<b>Textbooks:</b>					
1. Derek Molloy, “Exploring Beagle Bone: Tools and Techniques for Building with Embedded Linux”, Wiley, 1st Edition, 2014.					
2. Christopher Hallinan, “Embedded Linux Primer: A Practical Real-World Approach”, Prentice Hall, 2nd Edition, 2010.					
<b>Reference Books:</b>					
1. P Raghvan, Amol Lad, SriramNeelakandan, “EmbeddedLinux System Design and Development”, Auerbach Publications, 2005.					
2. KarimYaghmour, “Building Linux Systems”, O’Reilly & Associates, 2008.					


**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**

(Established by Govt. of A.P., ACT No.30 of 2008)  
ANANTHAPURAMU – 515 002 (A.P) INDIA

**M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD**
**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	PHYSICAL DESIGN AUTOMATION	L	T	P	C
21D57202	Program Elective – IV	3	0	0	3
	Semester	II			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>To understand relation between automation algorithms and constraints posed by VLSI technology.</li> <li>To adopt algorithms to meet critical design parameters.</li> <li>To design area efficient logics by employing different routing algorithms and shape functions.</li> <li>To simulate and synthesis different combinational and sequential logics.</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>Understand relation between automation algorithms and constraints posed by VLSI technology.</li> <li>Adopt algorithms to meet critical design parameters.</li> <li>Design area efficient logics by employing different routing algorithms and shape functions.</li> <li>Simulate and synthesis different combinational and sequential logics.</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
<b>VLSI Design Automation Tools:</b> Algorithms and system design, Structural and logic design, Transistor level design, Layout design, Verification methods, Design management tools.					
<b>UNIT - II</b>		Lecture Hrs:			
<b>Layout:</b> Compaction, placement and routing, Design rules, symbolic layout, Applications of compaction. Formulation methods, Algorithms for constrained graph compaction, Circuit representation, Wire length estimation, Placement algorithms, Partitioning algorithms.					
<b>UNIT - III</b>		Lecture Hrs:			
<b>Floor planning and routing:</b> Floor planning concepts, Shape functions and floor planning sizing, Local routing, Area routing, Channel routing, global routing and its algorithms.					
<b>UNIT - IV</b>		Lecture Hrs:			
<b>Simulation and Logic Synthesis:</b> Gate level and switch level modeling and simulation, Introduction to combinational logic synthesis, ROBDD principles, implementation, construction and manipulation, Two level logic synthesis.					
<b>UNIT - V</b>		Lecture Hrs:			
<b>High-Level Synthesis:</b> Hardware model for high level synthesis, internal representation of input algorithms, Allocation, assignment and scheduling, scheduling algorithms, Aspects of assignment, High level transformations.					
<b>Textbooks:</b>					
<ol style="list-style-type: none"> <li>S.H. Gerez, Algorithms for VLSI Design Automation, John Wiley, 1998.</li> <li>N.A. Sherwani, Algorithms for VLSI Physical Design Automation, (3/e), Kluwer, 1999.</li> </ol>					
<b>Reference Books:</b>					
<ol style="list-style-type: none"> <li>S.M. Sait,H.Youssef, VLSI Physical Design Automation, World scientific, 1999.</li> <li>M.Sarrafzadeh, Introduction to VLSI Physical Design, McGraw Hill (IE), 1996</li> </ol>					



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD**

**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	CMOS ANALOG IC DESIGN LAB	L	T	P	C
21D57105		0	0	4	2
<b>Semester</b>		<b>II</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• To explain the VLSI Design Methodologies using VLSI design tool.</li> <li>• To grasp the significance of various CMOS analog circuits in full-custom IC Design flow</li> <li>• To explain the Physical Verification in Layout Design</li> <li>• To fully appreciate the design and analyze of analog and mixed signal simulation</li> <li>• To grasp the Significance of Pre-Layout Simulation and Post-Layout Simulation</li> </ul>					
<b>Course Outcomes (CO):</b>					
<ul style="list-style-type: none"> <li>• Explain the VLSI Design Methodologies using VLSI design tool.</li> <li>• Grasp the significance of various CMOS analog circuits in full-custom IC Design flow</li> <li>• Explain the Physical Verification in Layout Design</li> <li>• Fully appreciate the design and analyze of analog and mixed signal simulation</li> <li>• Grasp the Significance of Pre-Layout Simulation and Post-Layout Simulation</li> </ul>					
<b>List of Experiments:</b>					
<ul style="list-style-type: none"> <li>• The students are required to design and implement any <b>TEN</b> Experiments using CMOS 130nm Technology.</li> <li>• The students are required to implement LAYOUTS of any <b>SIX</b> Experiments using CMOS 130nm Technology and Compare the results with Pre-Layout Simulation.</li> </ul> <ol style="list-style-type: none"> <li>1. MOS Device Characterization and parametric analysis</li> <li>2. Common Source Amplifier</li> <li>3. Common Source Amplifier with source degeneration</li> <li>4. Cascode amplifier</li> <li>5. Simple current mirror</li> <li>6. Cascode current mirror.</li> <li>7. Wilson current mirror.</li> <li>8. Differential Amplifier</li> <li>9. Operational Amplifier</li> <li>10. Sample and Hold Circuit</li> <li>11. Direct-conversion ADC</li> <li>12. R-2R Ladder Type DAC</li> </ol>					
<b>Lab Requirements:</b>					
<b>Software:</b>					
Mentor Graphics – Pyxis Schematic, IC Station, Calibre, ELDO Simulator					
<b>Hardware:</b>					
Personal Computer with necessary peripherals, configuration and operating System.					



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**

(Established by Govt. of A.P., ACT No.30 of 2008)  
ANANTHAPURAMU – 515 002 (A.P) INDIA

**M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD**

**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	EMBEDDED SYSTEM DESIGN LAB	L	T	P	C
21D06205		0	0	4	2
<b>Semester</b>		<b>II</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• To familiarize with embedded systems programming concepts</li> <li>• To implement different embedded communication and interfacing protocols</li> </ul>					
<b>Course Outcomes (CO):</b>					
<ul style="list-style-type: none"> <li>• Familiarize with embedded systems programming concepts</li> <li>• Implement different embedded communication and interfacing protocols</li> </ul>					
<b>List of Experiments:</b>					
<p>1. Functional Testing of Devices Flashing the OS on to the device into a stable functional state by porting desktop environment with necessary packages.</p> <p>2. Exporting Display on to other Systems Making use of available laptop/desktop displays as a display for the device using SSH client &amp; X11 display server.</p> <p>3. GPIO Programming Programming of available GPIO pins of the corresponding device using native programming language. Interfacing of I/O devices like LED/Switch etc., and testing the functionality.</p> <p>4. Interfacing Chronos eZ430 Chronos device is a programmable Texas Instruments watch which can be used for multiple purposes like PPT control, Mouse operations etc., Exploit the features of the device by interfacing with devices.</p> <p>5. ON/OFF Control Based On Light Intensity Using the light sensors, monitor the surrounding light intensity &amp; automatically turn ON/OFF the high intensity LED's by taking some pre-defined threshold light intensity value.</p> <p>6. Battery Voltage Range Indicator Monitor the voltage level of the battery and indicating the same using multiple LED's (for ex: for 3V battery and 3 LEDs, turn on 3 LED s for 2-3V, 2 LEDs for 1-2V, 1 LED for 0.1-1V &amp; turn off all for 0V)</p> <p>7. Dice Game Simulation Instead of using the conventional dice, generate a random value similar to dice value and display the same using a 16X2 LCD. A possible extension could be to provide the user with option of selecting single or double dice game.</p> <p>8. Displaying RSS News Feed On Display Interface Displaying the RSS news feed headlines on a LCD display connected to device. This can be adapted to other websites like twitter or other information websites. Python can be used to acquire data from the internet.</p> <p>9. Porting Open w.r.t the Device Attempt to use the device while connecting to a WiFi network using a USB dongle and at the same time providing a wireless access point to the dongle.</p> <p>10. Hosting a website on Board Building and hosting a simple website(static/dynamic) on the device and make it accessible online. There is a need to install server (eg: Apache) and thereby host the website.</p> <p>11. Webcam Server</p>					



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD**

**COMMON COURSE STRUCTURE & SYLLABI**

Interfacing the regular USB webcam with the device and turn it into fully functional IP webcam & test the functionality.

12. FM Transmission

Transforming the device into a regular FM transmitter capable of transmitting audio at desired frequency (generally 88-108 Mhz)

**Software Requirements:**

Keil / Python

**Hardware Requirements:**

Arduino/Raspbery Pi/Beaglebone


**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**

(Established by Govt. of A.P., ACT No.30 of 2008)  
ANANTHAPURAMU – 515 002 (A.P) INDIA

**M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD**
**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	ADHOC AND WIRELESS SENSOR NETWORKS	L	T	P	C
21D06204b	Program Elective – V	3	0	0	3
<b>Semester</b>		<b>III</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• To understand the various wireless networks</li> <li>• To analyze MAC, routing and transport layer protocols</li> <li>• To learn about the concepts of wireless sensor networks</li> </ul>					
<b>Course Outcomes (CO):</b>					
Students will be able to					
<ul style="list-style-type: none"> <li>• Understand the various wireless networks</li> <li>• Analyze MAC, routing and transport layer protocols</li> <li>• Learn about the concepts of wireless sensor networks</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
<b>Wireless LANs and PANs:</b> Introduction, Fundamentals of WLANs, IEEE 802.11 Standards, HIPERLAN Standard, Bluetooth, Home RF.					
<b>AD HOC WIRELESS NETWORKS:</b> Introduction, Issues in Ad Hoc Wireless Networks					
<b>UNIT - II</b>		Lecture Hrs:			
<b>MAC Protocols:</b> Introduction, Issues in Designing a MAC protocol for Ad Hoc Wireless Networks, Design goals of a MAC Protocol for Ad Hoc Wireless Networks, Classifications of MAC Protocols, Contention - Based Protocols, Contention - Based Protocols with reservation Mechanisms, Contention – Based MAC Protocols with Scheduling Mechanisms, MAC Protocols that use Directional Antennas, Other MAC Protocols.					
<b>UNIT - III</b>		Lecture Hrs:			
<b>Routing Protocols:</b> Introduction, Issues in Designing a Routing Protocol for Ad Hoc Wireless Networks, Classification of Routing Protocols, Table –Driven Routing Protocols, On – Demand Routing Protocols, Hybrid Routing Protocols, Routing Protocols with Efficient Flooding Mechanisms, Hierarchical Routing Protocols, Power – Aware Routing Protocols.					
<b>UNIT - IV</b>		Lecture Hrs:			
<b>Transport Layer Protocols:</b> Introduction, Issues in Designing a Transport Layer Protocol for Ad Hoc Wireless Networks, Design Goals of a Transport Layer Protocol for Ad Hoc Wireless Networks, Classification of Transport Layer Solutions, TCP Over Ad Hoc Wireless Networks, Other TransportLayer Protocol for Ad Hoc Wireless Networks.					
<b>UNIT - V</b>		Lecture Hrs:			
<b>Wireless Sensor Networks:</b> Introduction, Sensor Network Architecture, Data Dissemination, Data Gathering, MAC Protocols for Sensor Networks, Location Discovery, Quality of a Sensor Network, Evolving Standards, Other Issues.					
<b>Textbooks:</b>					
1. Ad Hoc Wireless Networks: Architectures and Protocols - C. Siva Ram Murthy and B. S. Manoj, 2004, PHI.					
2. Wireless Ad- hoc and Sensor Networks: Protocols, Performance and Control – JagannathanSarangapani, CRC Press.					
<b>Reference Books:</b>					
1. Ad- Hoc Mobile Wireless Networks: Protocols & Systems, C. K. Toh, 1st Ed. Pearson Education.					
2. Wireless Sensor Networks - C. S. Raghavendra, Krishna M. Sivalingam, 2004, Springer					



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD**

**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	VLSI SIGNAL PROCESSING	L	T	P	C
21D57204c	Program Elective – V	3	0	0	3
<b>Semester</b>		<b>II</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• To study the existing architectures suitable for VLSI.</li> <li>• To understand the concepts of folding and unfolding algorithms and applications.</li> <li>• To design new architectures suitable for VLSI.</li> <li>• To implement fast convolution algorithms.</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>• Study the existing architectures suitable for VLSI.</li> <li>• Understand the concepts of folding and unfolding algorithms and applications.</li> <li>• Design new architectures suitable for VLSI.</li> <li>• Implement fast convolution algorithms.</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
<b>Introduction to DSP:</b> Typical DSP algorithms, DSP algorithms benefits, Representation of DSP algorithms Pipelining and Parallel Processing Introduction, Pipelining of FIR Digital filters, Parallel Processing, Pipelining and Parallel Processing for Low Power Retiming Introduction, Definitions and Properties, Solving System of Inequalities, Retiming Techniques					
<b>UNIT - II</b>		Lecture Hrs:			
<b>Folding and Unfolding:</b> Folding- Introduction, Folding Transform, Register minimization Techniques, Register minimization in folded architectures, folding of Multirate systems Unfolding- Introduction, An Algorithm for Unfolding, Properties of Unfolding, critical Path, Unfolding and Retiming, Applications of Unfolding.					
<b>UNIT - III</b>		Lecture Hrs:			
<b>Systolic Architecture Design:</b> Introduction, Systolic Array Design Methodology, FIR Systolic Arrays, Selection of Scheduling Vector, Matrix Multiplication and 2D Systolic Array Design, Systolic Design for Space Representations contain Delays.					
<b>UNIT - IV</b>		Lecture Hrs:			
<b>Fast Convolution:</b> Introduction – Cook - Toom Algorithm – Winograd algorithm – Iterated Convolution – Cyclic Convolution – Design of Fast Convolution algorithm by Inspection					
<b>UNIT - V</b>		Lecture Hrs:			
<b>Low Power Design:</b> Digital lattice filter structures, bit level arithmetic, architecture, redundant arithmetic. Numerical strength reduction, synchronous, wave and asynchronous pipe lines, Scaling Vs Power Consumption, Power Analysis, Power Reduction techniques, Power Estimation Approaches					
<b>Text books:</b>					
1.Keshab K. Parthi, VLSI Digital Signal Processing- System Design and Implementation, Wiley Inter Science, 1998.					
2. Kung S. Y, H. J. While House, T. Kailath ,VLSI and Modern Signal processing , Prentice Hall, 1985.					
<b>Reference Books</b>					
1.Jose E. France, Yannis Tsvividis, Design of Analog – Digital VLSI Circuits for Telecommunications and Signal Processing , Prentice Hall, 1994.					
2. Mediseti V. K ,VLSI Digital Signal Processing , IEEE Press (NY), 1995					


**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**

(Established by Govt. of A.P., ACT No.30 of 2008)  
ANANTHAPURAMU – 515 002 (A.P) INDIA

**M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD**
**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	IOT AND ITS APPLICATIONS	L	T	P	C
21D57204b	Program Elective – V	3	0	0	3
	Semester	II			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>To apply the Knowledge in IOT Technologies and Data management.</li> <li>To determine the values chains Perspective of M2M to IOT.</li> <li>To implement the state of the Architecture of an IOT.</li> <li>To compare IOT Applications in Industrial &amp; real world.</li> <li>To demonstrate knowledge and understand the security and ethical issues of an IOT.</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>Apply the Knowledge in IOT Technologies and Data management.</li> <li>Determine the values chains Perspective of M2M to IOT.</li> <li>Implement the state of the Architecture of an IOT.</li> <li>Compare IOT Applications in Industrial &amp; real world.</li> <li>Demonstrate knowledge and understand the security and ethical issues of an IOT.</li> </ul>					
UNIT - I		Lecture Hrs:			
<b>Fundamentals of IoT:</b> Evolution of Internet of Things, Enabling Technologies, IoT Architectures, oneM2M, IoT World Forum (IoTWF) and Alternative IoT models, Simplified IoT Architecture and Core IoT Functional Stack, Fog, Edge and Cloud in IoT, Functional blocks of an IoT ecosystem, Sensors, Actuators, Smart Objects and Connecting Smart Objects. IoT Platform overview: Overview of IoT supported Hardware platforms such as: Raspberry pi, ARM Cortex Processors, Arduino and Intel Galileo boards.					
UNIT - II		Lecture Hrs:			
<b>IoT Protocols:</b> IT Access Technologies: Physical and MAC layers, topology and Security of IEEE 802.15.4, 802.15.4g, 802.15.4e, 1901.2a, 802.11ah and Lora WAN, Network Layer: IP versions, Constrained Nodes and Constrained Networks, Optimizing IP for IoT: From 6LoWPAN to 6Lo, Routing over Low Power and Lossy Networks, Application Transport Methods: Supervisory Control and Data Acquisition, Application Layer Protocols: CoAP and MQTT.					
UNIT - III		Lecture Hrs:			
<b>Design and Development:</b> Design Methodology, Embedded computing logic, Microcontroller, System on Chips, IoT system building blocks, Arduino, Board details, IDE programming, Raspberry Pi, Interfaces and Raspberry Pi with Python Programming.					
UNIT - IV		Lecture Hrs:			
<b>Data Analytics and Supporting Services:</b> Structured Vs Unstructured Data and Data in Motion Vs Data in Rest, Role of Machine Learning – No SQL Databases, Hadoop Ecosystem, Apache Kafka, Apache Spark, Edge Streaming Analytics and Network Analytics, Xively Cloud for IoT, Python Web Application Framework, Django, AWS for IoT, System Management with NETCONF-YANG.					
UNIT - V		Lecture Hrs:			
<b>Case Studies/Industrial Applications:</b> IoT applications in home, infrastructures, buildings, security, Industries, Home appliances, other IoT electronic equipments. Use of Big Data and Visualization in IoT, Industry 4.0 concepts. Sensors and sensor Node and interfacing using any Embedded target boards (Raspberry Pi / Intel Galileo/ARM Cortex/ Arduino).					
<b>Textbooks:</b>					
<ol style="list-style-type: none"> <li>IoT Fundamentals: Networking Technologies, Protocols and Use Cases for Internet of Things, David Hanes, Gonzalo Salgueiro, Patrick Grossetete, Rob Barton and Jerome Henry, Cisco Press, 2017.</li> <li>Internet of Things – A hands-on approach, ArshdeepBahga, Vijay Madiseti, Universities</li> </ol>					



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD**

**COMMON COURSE STRUCTURE & SYLLABI**

Press,2015
<b>Reference Books:</b>
1. The Internet of Things – Key applications and Protocols, Olivier Hersent, David Boswarthick, Omar Elloumi and Wiley, 2012 (for Unit 2).
2. “From Machine-to-Machine to the Internet of Things – Introduction to a New Age of Intelligence”, Jan Holler, VlasiosTsiatsis, Catherine Mulligan, Stamatis, Karnouskos, Stefan Avesand. David Boyle and Elsevier, 2014.
3. Architecting the Internet of Things, Dieter Uckelmann, Mark Harrison, Michahelles and Florian (Eds), Springer, 2011.



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD**

**COMMON COURSE STRUCTURE & SYLLABI**

# **AUDIT COURSE-I**



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD**

**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	ENGLISH FOR RESEARCH PAPER WRITING	L	T	P	C
21DAC101a		2	0	0	0
<b>Semester</b>		<b>I</b>			
<b>Course Objectives:</b> This course will enable students:					
<ul style="list-style-type: none"> <li>• Understand the essentials of writing skills and their level of readability</li> <li>• Learn about what to write in each section</li> <li>• Ensure qualitative presentation with linguistic accuracy</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>• Understand the significance of writing skills and the level of readability</li> <li>• Analyze and write title, abstract, different sections in research paper</li> <li>• Develop the skills needed while writing a research paper</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:10			
1 Overview of a Research Paper- Planning and Preparation- Word Order- Useful Phrases - Breaking up Long Sentences-Structuring Paragraphs and Sentences-Being Concise and Removing Redundancy -Avoiding Ambiguity					
<b>UNIT - II</b>		Lecture Hrs:10			
Essential Components of a Research Paper- Abstracts- Building Hypothesis-Research Problem - Highlight Findings- Hedging and Criticizing, Paraphrasing and Plagiarism, Cauterization					
<b>UNIT - III</b>		Lecture Hrs:10			
Introducing Review of the Literature – Methodology - Analysis of the Data-Findings - Discussion- Conclusions-Recommendations.					
<b>UNIT - IV</b>		Lecture Hrs:9			
Key skills needed for writing a Title, Abstract, and Introduction					
<b>UNIT - V</b>		Lecture Hrs:9			
Appropriate language to formulate Methodology, incorporate Results, put forth Arguments and draw Conclusions					
<b>Suggested Reading</b>					
<ol style="list-style-type: none"> <li>1. Goldbort R (2006) Writing for Science, Yale University Press (available on Google Books) Model Curriculum of Engineering &amp; Technology PG Courses [Volume-I]</li> <li>2. Day R (2006) How to Write and Publish a Scientific Paper, Cambridge University Press</li> <li>3. Highman N (1998), Handbook of Writing for the Mathematical Sciences, SIAM. Highman's book</li> <li>4. Adrian Wallwork , English for Writing Research Papers, Springer New York Dordrecht Heidelberg London, 2011</li> </ol>					


**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**

(Established by Govt. of A.P., ACT No.30 of 2008)  
ANANTHAPURAMU – 515 002 (A.P) INDIA

**M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD**
**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	DISASTER MANAGEMENT	L	T	P	C
21DAC101b			2	0	0
<b>Semester</b>		<b>I</b>			
<b>Course Objectives:</b> This course will enable students:					
<ul style="list-style-type: none"> <li>• Learn to demonstrate critical understanding of key concepts in disaster risk reduction and humanitarian response.</li> <li>• Critically evaluatedisasterriskreduction and humanitarian response policy and practice from Multiple perspectives.</li> <li>• Developanunderstandingofstandardsofhumanitarianresponseandpracticalrelevanceinspecific types of disasters and conflict situations</li> <li>• Criticallyunderstandthestrengthsandweaknessesofdisastermanagementapproaches,planningand programming in different countries, particularly their home country or the countries they work in</li> </ul>					
<b>UNIT - I</b>					
<p><b>Introduction:</b> Disaster: Definition, Factors and Significance; Difference Between Hazard and Disaster; Natural and Manmade Disasters: Difference, Nature, Types and Magnitude.</p> <p><b>Disaster Prone Areas in India:</b> Study of Seismic Zones; Areas Prone to Floods and Droughts, Landslides and Avalanches; Areas Prone to Cyclonic and Coastal Hazards with Special Reference to Tsunami; Post- Disaster Diseases and Epidemics</p>					
<b>UNIT - II</b>					
<p><b>Repercussions of Disasters and Hazards:</b> Economic Damage, Loss of Human and Animal Life, Destruction of Ecosystem. Natural Disasters: Earthquakes, Volcanisms, Cyclones, Tsunamis, Floods, Droughts and Famines, Landslides and Avalanches, Man-made disaster: Nuclear Reactor Meltdown, Industrial Accidents, Oil Slicks and Spills, Outbreaks of Disease and Epidemics, War and Conflicts.</p>					
<b>UNIT - III</b>					
<p><b>Disaster Preparedness and Management:</b> Preparedness: Monitoring of Phenomena Triggering A Disaster or Hazard; Evaluation of Risk: Application of Remote Sensing, Data from Meteorological and Other Agencies, Media Reports: Governmental and Community Preparedness.</p>					
<b>UNIT - IV</b>					
<p><b>Risk Assessment Disaster Risk:</b> Concept and Elements, Disaster Risk Reduction, Global and National Disaster Risk Situation. Techniques of Risk Assessment, Global Co-Operation in Risk Assessment and Warning, People's Participation in Risk Assessment. Strategies for Survival.</p>					
<b>UNIT - V</b>					
<p><b>Disaster Mitigation:</b> Meaning, Concept and Strategies of Disaster Mitigation, Emerging Trends in Mitigation. Structural Mitigation and Non-Structural Mitigation, Programs of Disaster Mitigation in India.</p>					
<b>Suggested Reading</b>					
<ol style="list-style-type: none"> <li>1. R.Nishith, Singh AK, "Disaster Management in India: Perspectives, issues and strategies</li> <li>2. "New Royal book</li> </ol>					



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD**

**COMMON COURSE STRUCTURE & SYLLABI**

- |   |
|---|
| <p>Company..Sahni,PardeepEt.Al.(Eds.),”DisasterMitigationExperiencesAndReflections”,PrenticeHall OfIndia, New Delhi.</p> <p>3. GoelS.L.,DisasterAdministrationAndManagementTextAndCaseStudies”,Deep&amp;Deep Publication Pvt. Ltd., New Delhi</p> |
|---|


**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**

(Established by Govt. of A.P., ACT No.30 of 2008)  
ANANTHAPURAMU – 515 002 (A.P) INDIA

**M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD**
**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	SANSKRITFOR TECHNICAL KNOWLEDGE	L	T	P	C
21DAC101c		2	0	0	0
<b>Semester</b>		<b>I</b>			
<b>Course Objectives:</b> This course will enable students:					
<ul style="list-style-type: none"> <li>• To get a working knowledge in illustrious Sanskrit, the scientific language in the world</li> <li>• Learning of Sanskrit to improve brain functioning</li> <li>• Learning of Sanskrit to develop the logic in mathematics, science &amp; other subjects enhancing the memory power</li> <li>• The engineering scholars equipped with Sanskrit will be able to explore the huge</li> <li>• Knowledge from ancient literature</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>• Understanding basic Sanskrit language</li> <li>• Ancient Sanskrit literature about science &amp; technology can be understood</li> <li>• Being a logical language will help to develop logic in students</li> </ul>					
<b>UNIT - I</b>					
Alphabets in Sanskrit,					
<b>UNIT - II</b>					
Past/Present/Future Tense, Simple Sentences					
<b>UNIT - III</b>					
Order, Introduction of roots					
<b>UNIT - IV</b>					
Technical information about Sanskrit Literature					
<b>UNIT - V</b>					
Technical concepts of Engineering-Electrical, Mechanical, Architecture, Mathematics					
<b>Suggested Reading</b>					
<ol style="list-style-type: none"> <li>1. "Abhyaspustakam" – Dr. Vishwas, Sanskrit-Bharti Publication, New Delhi</li> <li>2. "Teach Yourself Sanskrit" Prathama Deeksha - Vempati Kutumbshastri, Rashtriya Sanskrit Sansthanam, New Delhi Publication</li> <li>3. "India's Glorious Scientific Tradition" Suresh Soni, Ocean books (P) Ltd., New Delhi</li> </ol>					



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD**

**COMMON COURSE STRUCTURE & SYLLABI**

# **AUDIT COURSE-II**


**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**

(Established by Govt. of A.P., ACT No.30 of 2008)  
ANANTHAPURAMU – 515 002 (A.P) INDIA

**M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD**
**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	PEDAGOGY STUDIES	L	T	P	C
21DAC201a		2	0	0	0
<b>Semester</b>		<b>II</b>			
<b>Course Objectives:</b> This course will enable students:					
<ul style="list-style-type: none"> <li>Review existing evidence on the review topic to inform programmed design and policy making undertaken by the DfID, other agencies and researchers.</li> <li>Identify critical evidence gaps to guide the development.</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
Students will be able to understand: <ul style="list-style-type: none"> <li>What pedagogical practices are being used by teachers in formal and informal classrooms in developing countries?</li> <li>What is the evidence on the effectiveness of these pedagogical practices, in what conditions, and with what population of learners?</li> <li>How can teacher education (curriculum and practicum) and the school curriculum and guidance materials best support effective pedagogy?</li> </ul>					
<b>UNIT - I</b>					
<b>Introduction and Methodology:</b> Aims and rationale, Policy back ground, Conceptual frame work and terminology Theories of learning, Curriculum, Teacher education. Conceptual framework, Research questions. Overview of methodology and Searching.					
<b>UNIT - II</b>					
<b>Thematic overview:</b> Pedagogical practices are being used by teachers in formal and informal classrooms in developing countries. Curriculum, Teacher education.					
<b>UNIT - III</b>					
Evidence on the effectiveness of pedagogical practices, Methodology for the in depth stage: quality assessment of included studies. How can teacher education (curriculum and practicum) and the school curriculum and guidance materials best support effective pedagogy? Theory of change. Strength and nature of the body of evidence for effective pedagogical practices. Pedagogic theory and pedagogical approaches. Teachers' attitudes and beliefs and Pedagogic strategies.					
<b>UNIT - IV</b>					
<b>Professional development:</b> alignment with classroom practices and follow-up support, Peer support, Support from the head teacher and the community. Curriculum and assessment, Barrier to learning: limited resources and large class sizes					
<b>UNIT - V</b>					
<b>Research gaps and future directions:</b> Research design, Contexts, Pedagogy, Teacher education, Curriculum and assessment, Dissemination and research impact.					
<b>Suggested Reading</b>					
<ol style="list-style-type: none"> <li>Ackers J, Hardman F (2001) Classroom interaction in Kenyan primary schools, Compare, 31 (2): 245-261.</li> <li>Agrawal M (2004) Curricular reforms in schools: The importance of evaluation, Journal of Curriculum Studies, 36 (3): 361-379.</li> </ol>					



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD**

**COMMON COURSE STRUCTURE & SYLLABI**

4. AkyeampongK(2003) Teacher training in Ghana - does it count? Multi-site teachereducation research project (MUSTER) country report 1. London: DFID.
5. Akyeampong K, LussierK, PryorJ, Westbrook J (2013)Improving teaching and learning of basic maths and reading in Africa: Does teacherpreparation count?International Journal Educational Development, 33 (3): 272–282.
6. Alexander RJ(2001) Culture and pedagogy: International comparisons in primary education. Oxford and Boston: Blackwell.  
Chavan M (2003)ReadIndia: A mass scale, rapid, ‘learning to read’ campaign.
7. [www.pratham.org/images/resource%20working%20paper%202.pdf](http://www.pratham.org/images/resource%20working%20paper%202.pdf).



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**

(Established by Govt. of A.P., ACT No.30 of 2008)  
ANANTHAPURAMU – 515 002 (A.P) INDIA

**M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD**

**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	STRESSMANAGEMENT BY YOGA	L	T	P	C
21DAC201b			2	0	0
<b>Semester</b>		<b>II</b>			
<b>Course Objectives:</b> This course will enable students:					
<ul style="list-style-type: none"> <li>• To achieve overall health of body and mind</li> <li>• To overcome stress</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>• Develop healthy mind in a healthy body thus improving social health also</li> <li>• Improve efficiency</li> </ul>					
<b>UNIT - I</b>					
Definitions of Eight parts of yog.(Ashtanga)					
<b>UNIT - II</b>					
Yam and Niyam.					
<b>UNIT - III</b>					
Do` sand Don` t` sin life.					
i) Ahinsa,satya,astheya,bramhacharyaand aparigrahaii)					
Shaucha,santosh,tapa,swadhyay,ishwarpranidhan					
<b>UNIT - IV</b>					
Asan and Pranayam					
<b>UNIT - V</b>					
i)Variousyogposesand theirbenefitsformind &body					
ii)Regularizationofbreathingtechniques and its effects-Types ofpranayam					
<b>Suggested Reading</b>					
1.‘Yogic Asanas forGroupTarining-Part-I’: Janardan SwamiYogabhyasiMandal, Nagpur					
2.‘Rajayogaor conquering the Internal Nature” by Swami Vivekananda, Advaita Ashrama (Publication Department), Kolkata					



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD**

**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	PERSONALITY DEVELOPMENT THROUGH LIFE ENLIGHTENMENT SKILLS	L	T	P	C
21DAC201c		2	0	0	0
<b>Semester</b>		<b>II</b>			
<b>Course Objectives:</b> This course will enable students:					
<ul style="list-style-type: none"> <li>• To learn to achieve the highest goal happily</li> <li>• To become a person with stable mind, pleasing personality and determination</li> <li>• To awaken wisdom in students</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>• Study of Shrimad-Bhagwad-Geeta will help the student in developing his personality and achieve the highest goal in life</li> <li>• The person who has studied Geeta will lead the nation and mankind to peace and prosperity</li> <li>• Study of Neetishatakam will help in developing versatile personality of students</li> </ul>					
<b>UNIT - I</b>					
Neetisatakam- Holistic development of personality Verses-19,20,21,22(wisdom) Verses-29,31,32(pride & heroism) Verses-26,28,63,65(virtue)					
<b>UNIT - II</b>					
Neetisatakam- Holistic development of personality Verses-52,53,59(dont's) Verses-71,73,75,78(do's)					
<b>UNIT - III</b>					
Approach to day to day work and duties. Shrimad Bhagwad Geeta: Chapter 2- Verses 41,47,48, Chapter 3- Verses 13,21,27,35, Chapter 6- Verses 5,13,17,23,35, Chapter 18- Verses 45,46,48.					
<b>UNIT - IV</b>					
Statements of basic knowledge. Shrimad Bhagwad Geeta: Chapter 2- Verses 56,62,68 Chapter 12 - Verses 13,14,15,16,17,18 Personality of Role model. Shrimad Bhagwad Geeta:					
<b>UNIT - V</b>					
Chapter 2- Verses 17, Chapter 3- Verses 36,37,42, Chapter 4- Verses 18,38,39 Chapter 18- Verses 37,38,63					
<b>Suggested Reading</b>					
1. "Srimad Bhagavad Gita" by Swami Swarupananda Advaita Ashram (Publication Department), Kolkata 2. Bharti hari's Three Satakam (Niti-sringar-vairagya) by P.Gopinath, Rashtriya Sanskrit Sansthanam, New Delhi.					



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD**

**COMMON COURSE STRUCTURE & SYLLABI**

# **OPEN ELECTIVE**



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD**

**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	INDUSTRIAL SAFETY	L	T	P	C
21DOE301b		3	0	0	3
<b>Semester</b>		<b>III</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• To know about Industrial safety programs and toxicology, Industrial laws , regulations and source models</li> <li>• To understand about fire and explosion, preventive methods, relief and its sizing methods</li> <li>• To analyse industrial hazards and its risk assessment.</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>• To list out important legislations related to health, Safety and Environment.</li> <li>• To list out requirements mentioned in factories act for the prevention of accidents.</li> <li>• To understand the health and welfare provisions given in factories act.</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
Industrial safety: Accident, causes, types, results and control, mechanical and electrical hazards, types, causes and preventive steps/procedure, describe salient points of factories act 1948 for health and safety, wash rooms, drinking water layouts, light, cleanliness, fire, guarding, pressure vessels, etc, Safety color codes. Fire prevention and firefighting, equipment and methods.					
<b>UNIT - II</b>		Lecture Hrs:			
Fundamentals of maintenance engineering: Definition and aim of maintenance engineering, Primary and secondary functions and responsibility of maintenance department, Types of maintenance, Types and applications of tools used for maintenance, Maintenance cost & its relation with replacement economy, Service life of equipment.					
<b>UNIT - III</b>		Lecture Hrs:			
Wear and Corrosion and their prevention: Wear- types, causes, effects, wear reduction methods, lubricants- types and applications, Lubrication methods, general sketch, working and applications, i. Screw down grease cup, ii. Pressure grease gun, iii. Splash lubrication, iv. Gravity lubrication, v. Wick feed lubrication vi. Side feed lubrication, vii. Ring lubrication, Definition, principle and factors affecting the corrosion. Types of corrosion, corrosion prevention methods.					
<b>UNIT - IV</b>		Lecture Hrs:			
Fault tracing: Fault tracing-concept and importance, decision tree concept, need and applications, sequence of fault finding activities, show as decision tree, draw decision tree for problems in machine tools, hydraulic, pneumatic, automotive, thermal and electrical equipment's like, I. Any one machine tool, ii. Pump iii. Air compressor, iv. Internal combustion engine, v. Boiler, vi. Electrical motors, Types of faults in machine tools and their general causes.					
<b>UNIT - V</b>		Lecture Hrs:			
Periodic and preventive maintenance: Periodic inspection-concept and need, degreasing, cleaning and repairing schemes, overhauling of mechanical components, overhauling of electrical motor, common troubles and remedies of electric motor, repair complexities and its use, definition, need, steps and advantages of preventive maintenance. Steps/procedure for periodic and preventive maintenance of: I. Machine tools, ii. Pumps, iii. Air compressors, iv. Diesel generating (DG) sets, Program and schedule of preventive maintenance of mechanical and electrical equipment, advantages of preventive maintenance. Repair cycle concept and importance					
<b>Textbooks:</b>					
1. Maintenance Engineering Handbook, Higgins & Morrow, Da Information Services. 2. Maintenance Engineering, H. P. Garg, S. Chand and Company.					
<b>Reference Books:</b>					
1. Pump-hydraulic Compressors, Audels, Mcgrew Hill Publication. 2. Foundation Engineering Handbook, Winterkorn, Hans, Chapman & Hall London.					


**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**

(Established by Govt. of A.P., ACT No.30 of 2008)  
ANANTHAPURAMU – 515 002 (A.P) INDIA

**M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD**
**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	BUSINESS ANALYTICS	L	T	P	C
21DOE301c		3	0	0	3
<b>Semester</b>		<b>III</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>The main objective of this course is to give the student a comprehensive understanding of business analytics methods.</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>Students will demonstrate knowledge of data analytics.</li> <li>Students will demonstrate the ability of think critically in making decisions based on data and deep analytics.</li> <li>Students will demonstrate the ability to use technical skills in predicative and prescriptive modeling to support business decision-making.</li> <li>Students will demonstrate the ability to translate data into clear, actionable insights.</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
Business Analysis: Overview of Business Analysis, Overview of Requirements, Role of the Business Analyst. Stakeholders: the project team, management, and the front line, Handling Stakeholder Conflicts.					
<b>UNIT - II</b>		Lecture Hrs:			
Life Cycles: Systems Development Life Cycles, Project Life Cycles, Product Life Cycles, Requirement Life Cycles.					
<b>UNIT - III</b>		Lecture Hrs:			
Forming Requirements: Overview of Requirements, Attributes of Good Requirements, Types of Requirements, Requirement Sources, Gathering Requirements from Stakeholders, Common Requirements Documents. Transforming Requirements: Stakeholder Needs Analysis, Decomposition Analysis, Additive/Subtractive Analysis, Gap Analysis, Notations (UML & BPMN), Flowcharts, Swim Lane Flowcharts, Entity-Relationship Diagrams, State-Transition Diagrams, Data Flow Diagrams, Use Case Modeling, Business Process Modeling					
<b>UNIT - IV</b>		Lecture Hrs:			
Finalizing Requirements: Presenting Requirements, Socializing Requirements and Gaining Acceptance, Prioritizing Requirements. Managing Requirements Assets: Change Control, Requirements Tools					
<b>UNIT - V</b>		Lecture Hrs:			
Recent Trends in: Embedded and collaborative business intelligence, Visual data recovery, Data Storytelling and Data Journalism.					
<b>Textbooks:</b>					
<ol style="list-style-type: none"> <li>Business Analysis by James Cadle et al.</li> <li>Project Management: The Managerial Process by Erik Larson and, Clifford Gray</li> </ol>					
<b>Reference Books:</b>					
<ol style="list-style-type: none"> <li>Business analytics Principles, Concepts, and Applications by Marc J. Schniederjans, Dara G. Schniederjans, Christopher M. Starkey, Pearson FT Press.</li> <li>Business Analytics by James Evans, persons Education.</li> </ol>					



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD**

**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	WASTE TO ENERGY	L	T	P	C
21DOE301e		3	0	0	3
	<b>Semester</b>	<b>III</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• Introduce and explain energy from waste, classification and devices to convert waste to energy.</li> <li>• To impart knowledge on biomass pyrolysis, gasification, combustion and conversion process.</li> <li>• To educate on biogas properties ,bio energy system, biomass resources and their classification and biomass energy programme in India.</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>• To know about overview of Energy to waste and classification of waste.</li> <li>• To acquire knowledge on bio mass pyrolysis, gasification, combustion and conversion process in detail.</li> <li>• To gain knowledge on properties of biogas, biomass resources and programmes to convert waste to energy in India.</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:10			
Introduction to Energy from Waste: Classification of waste as fuel – Agro based, Forest residue, Industrial waste - MSW – Conversion devices – Incinerators, gasifiers, digestors					
<b>UNIT - II</b>		Lecture Hrs:10			
Biomass Pyrolysis: Pyrolysis – Types, slow fast – Manufacture of charcoal – Methods - Yields and application – Manufacture of pyrolytic oils and gases, yields and applications.					
<b>UNIT - III</b>		Lecture Hrs:12			
Biomass Gasification: Gasifiers – Fixed bed system – Downdraft and updraft gasifiers – Fluidized bed gasifiers – Design, construction and operation – Gasifier burner arrangement for thermal heating – Gasifier engine arrangement and electrical power – Equilibrium and kinetic consideration in gasifier operation					
<b>UNIT - IV</b>		Lecture Hrs:12			
Biomass Combustion: Biomass stoves – Improved chullahs, types, some exotic designs, Fixed bed combustors, Types, inclined grate combustors, Fluidized bed combustors, Design, construction and operation - Operation of all the above biomass combustors.					
<b>UNIT - V</b>		Lecture Hrs:10			
Biogas: Properties of biogas (Calorific value and composition) - Biogas plant technology and status - Bio energy system - Design and constructional features - Biomass resources and their classification - Biomass conversion processes - Thermo chemical conversion - Direct combustion - biomass gasification- pyrolysis and liquefaction - biochemical conversion - anaerobic digestion - Types of biogas Plants – Applications - Alcohol production from biomass - Bio diesel production - Urban waste to energy conversion - Biomass energy programme in India.					
<b>Textbooks:</b>					
<ol style="list-style-type: none"> <li>1. Non Conventional Energy, Desai, Ashok V., Wiley Eastern Ltd., 2018</li> <li>2. Biogas Technology - A Practical Hand Book - Khandelwal, K. C. and Mahdi, S. S., TMH, 2017</li> </ol>					
<b>Reference Books:</b>					
<ol style="list-style-type: none"> <li>1. Food, Feed and Fuel from Biomass, Challal, D. S., IBH Publishing Co. Pvt. Ltd., 1991.</li> <li>2. Biomass Conversion and Technology, C. Y. WereKo-Brobby and E. B. Hagan, John Wiley</li> </ol>					



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**

(Established by Govt. of A.P., ACT No.30 of 2008)  
ANANTHAPURAMU – 515 002 (A.P) INDIA

**M.TECH. IN VLSI&ES/ES&VLSI/VLSI&ESD**

**COMMON COURSE STRUCTURE & SYLLABI**

& Sons, 1996

**Online Learning Resources:**

<https://nptel.ac.in/noc/courses/noc19/SEM1/noc19-ch13/>

<https://www.youtube.com/watch?v=x2KmjbcvKtk>