


Sheet Resistance (R_s) :-

To understand the concept of sheet resistance, here let us consider a uniform slab which is having a length of 'L', a width of 'w' and thickness of 't'. as follows -



⇒ The resistance b/w the terminals A & B can be given by R_{AB} .

$$R_{AB} = \frac{\rho l}{A}$$

where ρ - resistivity constant

l - length of the material

A - cross-sectional Area.

$$R_{AB} = \frac{\rho l}{w \times t}$$

for a uniform slab, length = width ($L = w$) then

$$R_{AB} = \frac{\rho l}{l \times t}$$

$$R_{AB} = \frac{\rho}{t}$$

∴ The sheet resistance R_s is a dependent factor on thickness 't' and is independent on cross-sectional area 'A'.

$$R_s = \frac{\rho}{t} \frac{L}{W}$$

Some of the typical values of sheet resistance for different technologies are tabulated below.

Layer	Rs ohm Per square		
	5μm	2μm (orbit)	1.2μm
Metal	0.03	0.04	0.04
diffusion (Active)	10 → 50	20 → 45	20 → 45
silicide	2 → 4	—	—
polysilicon	15 → 100	15 → 30	15 → 30
n-transistor channel	1 × 10 ⁴	2 × 10 ⁴	2 × 10 ⁴
p-transistor channel	2.5 × 10 ⁴	4.5 × 10 ⁴	4.5 × 10 ⁴

sheet resistance concept applied to MOS transistors & inverters:-

⇒ The sheet resistance concept can be applied to n-type Pass transistors for the figures shown below.




Fig (a)




Fig (b)

⇒ In Fig (a) it's having a length of $2L$ and width of $2L$ and Fig (b) is carried out with a length of L & width of $2L$.

⇒ The channel resistance 'R' can be given as

~~Z = R~~ $R = Z R_s$ R_s values can be taken from tabular form i.e. 5µm technology.

⇒ For fig(a) the channel resistance 'R' can be given as

W.K.T $Z = \frac{L}{W}$

$Z = \frac{L}{W}$			
$R = Z R_s$	10.0	5.0	10.0
$= 1(R_s)$	20 ← 0.5	20 ← 0.1	diff. (active)
$R = 1 \times 10^4$		1 ← 0	silicide
$R = 10k\Omega$			

⇒ For fig(b) the channel resistance 'R' can be given as

$Z = \frac{L}{W} = \frac{4}{1} = 4$


$R = Z R_s = 4(R_s) = 4(10^4) = 40k\Omega$

$R = 40k\Omega$

sheet resistance concept applied to MOS transistor

For inverters: ⇒ The sheet resistance concept can be applied to N-type pass transistors for the inverters.

⇒ Here let us consider a CMOS inverter as shown below.



⇒ The channel resistance for PMOS device can be given as

$$R_{ps} = Z_{po} R_s$$

$$Z_{po} = \frac{L}{W} = \frac{2\lambda}{2\lambda} = 1$$

$$R_{ps} = 1 \times 2.5 \times 10^4$$

$$R_{ps} = 25 \text{ k}\Omega$$

$$\frac{L}{W} = \frac{2\lambda}{2\lambda} = 1$$

$$R_{ps} = 1 \times 2.5 \times 10^4$$

$$R_{ps} = 25 \text{ k}\Omega$$

⇒ The channel resistance for n-mos device can be given as

$$R_{ns} = Z_{pd} R_s$$

$$Z_{pd} = \frac{2\lambda}{2\lambda} = 1$$

$$R_{ns} = 1 \times 10^4$$

$$R_{ns} = 10 \text{ k}\Omega$$

∴ The total resistance for nmos inverter can be given as


$$R_{on} = R_{ps} + R_{ns}$$

$$= 25 \text{ k}\Omega + 10 \text{ k}\Omega$$

$$R_{on} = 35 \text{ k}\Omega$$

For nmos inverter:-

⇒ Here let us consider an nmos inverter as shown in fig below.



⇒ The resistance of pullup depletion mode nmos can be calculated as

$$R_{npus} = Z R_s$$

$$Z = L/w = \frac{8\lambda}{2\lambda}$$

$$Z = 4$$

$$\therefore R_{npus} = 4 \times 10^4$$

$$\boxed{R_{npus} = 40k\Omega}$$

$$R_{ps} = 299$$

$$\frac{1}{\omega} = 0.95$$

$$= \frac{2.9}{2.5}$$

$$R_{ps} = 1 \times 3.2 \times 10^4 = 32k\Omega$$

$$\boxed{R_{ps} = 32k\Omega}$$

⇒ The resistance of pull-down enhancement mode nmos can be given as

$$R_{npds} = Z R_s$$

$$Z = \frac{L}{w} = \frac{2\lambda}{2\lambda} = 1$$

R_s values are taken from sum tech

$$R_{npds} = 1 \times 10^4 = 10k\Omega$$

$$\boxed{R_{npds} = 10k\Omega}$$

∴ The total resistance for an nmos inverter can be given as

$$R_{on} = R_{npus} + R_{npds}$$

$$= 40k\Omega + 10k\Omega$$


$$\boxed{R_{on} = 50k\Omega}$$

Area capacitances of layers

⇒ Based on the fabrication process, it is apparent that the Mos layers can be separated from one another by a oxide layer which is acting as insulating material.

∴ Parallel plate capacitances may occur,

⇒ Here the oxide layer acts as dielectric material b/w Plate 1 and Plate 2.



⇒ work-T the capacitance 'C' can be given

as $C = \frac{\epsilon A}{D}$

where $\epsilon = \epsilon_0 \epsilon_{ins}$

$\epsilon = \epsilon_0 \epsilon_{ins}$

ϵ_0 - absolute permittivity or permittivity of free space = 8.854×10^{-12} faraday/m.

ϵ_{ins} - relative permittivity = 4 for Si.

A - Area of the plates

D - thickness of oxide layer.

⇒ some of the typical values of area capacitance are tabulated below for

5 μm , 2 μm , 1.2 μm technology.

Capacitance	(value in $\text{PF} \times 10^4 / \mu\text{m}^2$ relative)		
	5 μm	2 μm	1.2 μm
Gate to channel	4 (1.0)	8 (1.0)	16 (1.0)
diffusion (active)	1 (0.25)	1.75 (0.22)	3.75 (0.23)
Polysilicon to substrate	0.4 (0.1)	0.6 (0.075)	0.6 (0.038)
Metal 1 to substrate	0.3 (0.075)	0.33 (0.04)	0.33 (0.02)
Metal 2 to substrate	0.2 (0.05)	0.17 (0.02)	0.17 (0.01)
Metal 2 to Metal 1	0.4 (0.11)	0.5 (0.06)	0.5 (0.03)
Metal 2 to polysilicon	0.3 (0.075)	0.3 (0.038)	0.3 (0.018)

Standard unit of capacitance :- (\square_{cg})

⇒ The standard unit of gate capacitance can be defined for gate to channel capacitance and it can be represented with ' \square_{cg} '.

For 5μm technology :-

⇒ The area/standard square for 5μm technology

$$= 5\mu\text{m} \times 5\mu\text{m} = 25\mu\text{m}^2 \quad (l = w = 5)$$

⇒ w.k.t the standard unit of capacitance (\square_{cg}) can be given as

$$\square_{cg} = \text{Area/standard square} \times \text{capacitance}$$

⇒ for 5μm capacitance is

$$\square_{cg} = 25\mu\text{m}^2 \times 4 \times 10^{-4} \text{ PF}/\mu\text{m}^2 = 100 \times 10^{-4} \text{ PF} = 0.01 \text{ PF}$$

For 2μm technology :-

⇒ The area/standard square for 2μm technology = $2\mu\text{m} \times 2\mu\text{m} = 4\mu\text{m}^2$

⇒ w.k.t the standard unit of capacitance can be given as

$$\square_{cg} = \text{Area/standard square} \times \text{capacitance}$$

$$\square_{cg} = 4\mu\text{m}^2 \times 8 \times 10^{-4} \text{ PF}/\mu\text{m}^2 = 32 \times 10^{-4} \text{ PF} = 0.0032 \text{ PF}$$

for 1.2 μm technology: -

\Rightarrow The area/standard square for 1.2 μm technology

$$= 1.2 \mu\text{m} \times 1.2 \mu\text{m} = 1.44 \mu\text{m}^2$$

\Rightarrow w.k.T the standard unit of capacitance can be given as

$$C_{eq} = \text{Area/standard square} \times \text{capacitance}$$

\Rightarrow for 1.2 μm capacitance is $= 16 \times 10^4 \text{ PF}/\mu\text{m}^2$

$$C_{eq} = 1.44 \mu\text{m}^2 \times 16 \times 10^4 \text{ PF}/\mu\text{m}^2$$

$$C_{eq} = 0.0023 \text{ PF}$$

Some area capacitance calculations:-

\Rightarrow In this calculation of capacitance, we use all relative values of capacitance and all values are defined in λ based rules.

\Rightarrow For ex here let us consider a metal as shown in fig below.

\Rightarrow The relative area for the given metal can be defined as the


ratio of Area of

interest to the standard

Area.

$$\therefore \text{relative area} = \frac{\text{Area of interest}}{\text{standard area}}$$

$$= \frac{20\lambda \times 3\lambda}{2\lambda \times 2\lambda} = 15$$



(i) For the given metal the capacitance to the substrate can be given as

capacitance to the substance = relative area \times capacitance.

$15 \times 0.075 \square_{cg} = 1.125 \square_{cg}$
 \therefore The capacitance to substrate is 1.125 times of \square_{cg}

(ii) For diffusion:-

capacitance = $15 \times 0.25 \square_{cg} = 3.75 \square_{cg}$

(iii) For polysilicon to substrate

capacitance = $15 \times 0.1 \square_{cg}$

Time delay:- (the delay unit) (τ)

\Rightarrow The delay unit τ can be given as the product of sheet resistance (R_s) and standard unit of gate capacitance (\square_{cg}).

i.e., $\tau = R_s \square_{cg}$

For 5 μm technology:-

$$\begin{aligned} \tau &= R_s \square_{cg} \\ &= 10^4 \times 0.01 \text{ pf} \\ &= 10^4 \times 0.01 \times 10^{-12} \\ &= 10^2 \times 10^{-12} \\ &= 10^{-10} \end{aligned}$$

$$= 0.1 \times 10^9$$

$$\tau = 0.1 \text{ ns.}$$

For 2μm:-

$$\tau = R_s \square C_g$$

$$= 2 \times 10^4 \times 0.0032 \text{ PF}$$

$$= 2 \times 10^4 \times 0.0032 \times 10^{-12}$$

$$= 2 \times 0.0032 \times 10^{-8}$$

$$\tau = 0.064 \text{ ns}$$

For 1.2μm:-


$$\tau = R_s \square C_g$$

$$= 2 \times 10^4 \times 0.0023 \text{ PF}$$

$$= 2 \times 0.0023 \times 10^{-8}$$

$$\tau = 0.046 \text{ ns.}$$

⇒ The simple dig that illustrates the delay unit is shown below.



⇒ Here the i/p transitions are from 0 to V_{DD} and when it is passed through a delay ckt only 63% of V_{DD} is available at the o/p. i.e. $V_{DS} \approx 3V$.

⇒ w.k.T the electron Transit time can be given as

$$\tau_{ds} = \frac{L^2}{\mu V_{ds}}$$

For 5μm technology:-

$$\tau_{ds} = \frac{L^2}{\mu V_{ds}}$$

$$= \frac{5\mu\text{m} \times 5\mu\text{m}}{650 \text{ cm}^2/\text{V-sec} \times 3V}$$

$$= \frac{25 \times 10^{12} \text{ m}^2}{650 \times (0.01) \text{ m}^2 / \text{sec} \times 3\%}$$

$$\tau_{ds} = 0.15 \text{ nsec}$$

NOTE:- The electron Transic time τ_{ds} is approximately equal to the delay unit τ !

Inverter delays:-

(i) NMOS inverter:-

\Rightarrow Here let us consider an NMOS inverter of 4:1 type

\therefore The Pullup to Pulldown ratio of NMOS driven by another NMOS is 4:1

$$\frac{Z_{PU}}{Z_{PD}} = 4/1$$

$$\frac{R_{PU}}{R_{PD}} = \frac{4}{1}$$

$$R_{PU} = 4R_{PD}$$

$$R_{PU} = 4\tau_s$$

$$R_{PU} = 4 \times 0.15 \text{ nsec}$$

$$R_{PU} = 0.6 \text{ nsec}$$

\Rightarrow The delays associated with NMOS inverter are not dependent on the cascaded connections but depends on how many times it is being turned ON/OFF.




Fig (a)

⇒ For i/p logical 1 shown in fig (b) the NMOS which is pull down in 1st invt will get ON then the capacitor C_{g1} can have a discharge path i.e., $\tau_1 = R_{n1} C_{g1}$




Fig (b)

⇒ $R_{n1} = 10k\Omega$ C_{g1}

⇒ when capacitor C_{g1} discharge then the pull down inv2 is having an i/p of '0' hence it will get off.

∴ The capacitor C_{g2} will get charge through pull up of inv2. $\tau_2 = R_{p2} C_{g2} = 40k\Omega C_{g2}$

∴ The overall delay τ_d can be given as

$$\tau_d = \tau_1 + \tau_2$$

$$= 10k\Omega C_{g1} + 40k\Omega C_{g2}$$

$$= R_{n1} C_{g1} + 4 R_{n1} C_{g2}$$

$$= R_{n1} C_{g1} [1 + 4]$$

$$= 5 R_{n1} C_{g1}$$

$$\tau_d = 5\tau$$

∴ The overall delay of NMOS inverter is 5τ .

⇒ From the above calculations =

$$\tau_d = R_{n1} C_{g1} [1 + 4]$$

w.k.T the pull up to pull down ratio of NMOS driven by another NMOS is 4:1

i.e., $\frac{Z_{PU}}{Z_{PD}} = 4/1$


$$\tau_d = R_n \square c_{cg} \left[1 + \frac{Z_{pv}}{Z_{pd}} \right]$$

(ii) CMOS inverter delay :-

⇒ The calculation of CMOS inverter delay can be better understood with the following dig.

⇒ due to the internal wiring capacitances the load capacitances will get doubled, i.e. $2 \square c_{cg}$


⇒ For i/p logic the pull-down of Inv1 will get on and the capacitor will get discharge through it.



$$\tau_1 = R_n 2 \square c_{cg}$$

$$\tau_1 = 20k \square c_{cg}$$

⇒ when the capacitor $2 \square c_{cg}$ is discharge then at the i/p of Inv2 we get v_1 . so the pullup of Inv2 will get on and the capacitor will get charge.



$$\begin{aligned} \therefore \tau_2 &= R_p 2 \square c_{cg} \\ &= (25k \Omega) 2 \square c_{cg} \end{aligned}$$

$$\tau_2 = 50k \square c_{cg}$$

⇒ The overall delay τ_d can be given as

$$\begin{aligned} \tau_d &= \tau_1 + \tau_2 \\ &= 20 \square c_{cg} + 50 \square c_{cg} \\ &= 2R_s \square c_{cg} + 5R_s \square c_{cg} \end{aligned}$$

$$\tau_d = 7 R_s \square g$$

$$\tau_d = 7 \tau$$

The overall delay in CMOS inverter is 7τ .

⇒ The total delay can be better calculated including the risetime & falltime estimations.

Risetime calculation :- (τ_r)

⇒ The risetime can be calculated when we apply i/p as logic '0'. then the i/p of inv2 acts as pullup of inv2 acts as constant current source as shown in fig.




Fig. - Rise time calculation

⇒ The I_{ds} in saturation mode can be given as

$$I_{ds} = \frac{k_n}{L} \frac{[V_{gs} - V_{t_n}]^2}{2}$$

$$I_{ds} = \beta_n \frac{[V_{gs} - V_{t_n}]^2}{2}$$


$$V_{out} = I_{ds} R \quad \text{--- (1)}$$

$$\tau_r = R C_L$$

$$R = \frac{\tau_r}{C_L} \quad \text{--- (2)}$$

sub (2) in (1)

$$V_{out} = I_{ds} \frac{\tau_r}{C_L}$$



$$\tau_r = \frac{V_{out} C_L}{I_{ds}}$$

$$T_r = \frac{V_{out} C_L}{\beta_p [V_{gs} - V_{tp}]^2}$$


$$\beta_p = 29 \mu A/V^2 = \beta T$$

$$T_r = bT$$

The overall delay is calculated including the rise time of the output signal. The total delay is almost similar to the rise time calculation.

$$T_r = \frac{2 V_{out} C_L}{\beta_p [V_{DD} - 0.2 V_{DD}]^2}$$

$$T_r = \frac{2 V_{out} C_L}{\beta_p V_{DD}^2 (0.8)^2}$$



$$T_r = \frac{3 V_{out} C_L}{\beta_p V_{DD}^2}$$

$$T_r = \frac{3 C_L}{\beta_p V_{DD}}$$


Falltime calculation:-

The process of falltime calculation is almost similar to risetime calculation.

⇒ The falltime can be calculated when i/p is logic '1' then the NMOS which is pulled down will get turned 'ON'.

$$T_f = \frac{3 C_L}{\beta_n V_{DD}}$$

(reference from rise time calculation)



⇒ The ratio of risetime to fall time is $\frac{T_r}{T_f}$

$$\frac{T_r}{T_f} = \frac{\frac{3C_L}{B_p V_{DD}}}{\frac{3C_L}{B_n V_{DD}}}$$

$$\frac{T_r}{T_f} = \frac{B_n}{B_p}$$

∴ The risetime t_r is directly proportional to $\frac{1}{B_p}$ and fall time t_f is directly proportional to $\frac{1}{B_n}$.

⇒ The risetime & falltime both are directly proportional to C_L and $\frac{1}{V_{DD}}$.

driving large capacitive loads:-

⇒ To drive capacitors of comparatively very large, it can be done when the signals are propagated from on chip peripherals to

off chip peripherals.

⇒ Let the offchip load capacitance is C_L then it is several orders greater than the gate capacitance C_g . i.e., $C_L > 10^4 C_g$ (assumption)

⇒ To have a reduced delay we have to get a low resistance path by increasing the channel length. i.e., area.

⇒ Methods of driving large capacitive loads:-

⇒ Basically we are having 3 classifications.


1. cascading connections of inverters
2. super buffers as drivers.
3. BiCMOS drivers

1. cascading connections of inverters:-

⇒ To drive large capacitive loads we should have low resistances.

⇒ The low resistances can be obtained whenever we are having low Z_{FO} & Z_{PD} 's

⇒ The arrangement for calculating cascaded connections of inverters is shown below



cascade connections of inverters. ⇒

f - width factor.

⇒ If we increase the width factor ' f ' then the load on capacitor may increase then by we can have minimum resistance.

⇒ The total delay for Nmos inverter:-

$$\tau_d = 5f\tau \quad (\text{Nmos inverter})$$

$$= 1f\tau + 4f\tau$$

Total delay for CMOS inverter

$$\tau_d = 7f\tau$$

$$= 2f\tau + 5f\tau$$

⇒ suppose if we are having ' N ' no of inverters in cascaded connection then ' N ' can be is a function of can be given as

$$N \cdot N^f = \frac{C_L}{C} = y$$

$$N^f = y$$

log on Both sides


$$\boxed{f \log N = \log y}$$

let $f = e$


$$\log N e = \log y$$

$$\boxed{N = \log y}$$


For NMOS inverter:-



For CMOS inverter:-



\Rightarrow If (i) 'N' is even then



(ii) If 'N' is odd then

$$\tau = [2.5(N-1) + 1] f \tau \quad \Delta v_{in} \text{ for NMOS}$$

$$\tau = [3.5(N-1) + 2] f \tau \quad \Delta v_{in} \text{ for CMOS}$$

$$\tau = [2.5(N-1) + 4] f \tau \quad \nabla v_{in} \text{ for NMOS}$$

$$\tau = [3.5(N-1) + 5] f \tau \quad \nabla v_{in} \text{ for CMOS}$$

2) Super Buffers as drivers:-


⇒ Basically we are having two classifications

- (i) Inverting type NMOS super Buffer.
- (ii) Non inverting type NMOS super Buffer.

Inverting type S.B:-

⇒ If V_{in} is logic '1'

then T_2 & T_4 will get ON
 their by producing o/p
 as logic '0'.




⇒ If V_{in} is logic '0'

then T_1 & T_3 will get OFF
 their by producing o/p
 as logic '1'.

Non inverting type S.B:-

⇒ If V_{in} is logic '1'

then T_1 & T_3
 will get ON their by
 Producing o/p as logic '1'.



⇒ If V_{in} is logic '0'

then T_2 & T_4 will get OFF
 their by producing o/p as logic '0'.

3) BICMOS drivers:-

⇒ Bipolar technology having high o/p driving current capability in a minimize silicon area.

⇒ In Bipolar the transconductance g_m and silicon area that represents o/p drive current per area \propto more compared to MOS technology

⇒ For the application of minimum base voltage V_B it draws large o/p current.

⇒ The voltage V_{BE} is dependent on base width w_b and impurity concentration.

⇒ The switching characteristics can be understood with the following dig.

⇒ The amount of time

required to change i/p


is equal to time to change

o/p.

⇒ The change in time can be express

as a function of load capacitance C_L

and standard unit of gate capacitance C_g .



$$\Delta t = \frac{C_L}{C_g}$$

⇒ In Bipolar technology gate capacitance C_g is replaced with transconductance g_m .

$$\text{i.e. } \Delta t = \frac{C_L}{g_m}$$

⇒ In Bipolar technology, transconductance (g_m) is more than by we can have minimum delay.

⇒ The total time can be represented as


$$T_{\text{tot}} = T_{\text{in}} + \left(\frac{N}{I}\right) C_L \frac{1}{h_{fe}}$$

where C_L - Load capacitance

h_{fe} - current amplification factor

T_{in} - inbuilt time.


⇒ The graphical representations of Bipolar and MOS technologies can be shown as




Propagation delays:-

- ⇒ logic levels can be transferred from one place to another place through series of Pass transistors.
- ⇒ Here the gate terminals of series of Pass transistors are tied together and V_{DD} is been applied as we are considering NMOS Pass transistor

⇒ For ex a series of 4 Pass transistors can be represented as follows.



⇒ The equivalent ckt can be drawn as



⇒ The Voltage

⇒ The amount of current 'i' at node 2 can be

given as

$$C \frac{dv_2}{dt} = i_1 - i_2$$

$$= \frac{V_1 - V_2}{R} - \frac{V_2 - V_3}{R}$$

$$= \frac{V_1 - 2V_2 + V_3}{R}$$

$$RC \frac{dv_2}{dt} = \frac{d^2 V_2}{dx^2} (V_1 - 2V_2 + V_3)$$

$$\frac{d^2 V_2}{dx^2} = \frac{d^2 V_2}{dx^2}$$

where x - distance.

⇒ suppose if we are having 'N' no. of stages

then $R_{total} = N \times R_s$

N - no. of stages, γ - relative resistance

R_s - sheet resistance

⇒ The total capacitance can be given as

$$C_{total} = N C \square_{cg}$$

N - no. of stages, C - relative capacitance

\square_{cg} - standard unit of gate capacitance

⇒ ∴ Total delay $T_d = R_{total} C_{total}$

$$= N \times R_s \times N C \square_{cg}$$

$$= N^2 \gamma C \cdot R_s \square_{cg}$$

$$T_d = N^2 \gamma C \gamma$$

i.e., the total delay $\propto N^2$

Choice of layers:-

⇒ whenever we are designing the ckt of our convenience of suitable specifications, we have to consider several no. of considerations which includes choice of layers.

1. VDD & VSS should be distributed on metal layers whenever possible.
2. The length of Polysilicon should be use after carefull consideration bcz of relatively high value of sheet resistance.
3. The Polysilicon is unsuitable for routing Vdd & VSS other than smaller distances.
4. capacitive effects may also be considered bcz diffusion regions relatively may have high capacitive values to the substrate.

Electrical rules:-

layer	Max length of wire		
	5µm	2µm	1.2µm
metal	chipwide	chipwide	chipwide
silicide	200λ	Not applicable	Not applicable
Poly	200λ	400µm	250µm
diffusion	20λ	100µm	60µm

choice of layers:-

Layers	capacitance	resistance	comment
metal	low	low	good current driving capability without large voltage drop. it is used for power distributions a global
silicide	moderate	moderate	\Rightarrow it has RC product as a moderate value. long wires are possible. This layer is useful in place of polysilicon in some cases of NMOS process.
Polysilicon	moderate	high	it has RC product as a moderate value and I_p drop.
diffusion (active)	high	moderate	\Rightarrow RC product is moderate and it has moderate I_p drop. hence it is hard to drive.

wiring capacitances:-

\Rightarrow we have area capacitances contributed in the calculation of overall capacitance. we have 3 other sources for calculation of overall capacitance

1. Interlayer capacitance
2. Peripheral capacitance
3. Fringing fields

Interlayer capacitance:-

\Rightarrow Parallel plate effects are present one layer to another layer.
 \Rightarrow For ex, giving area metal to polysilicon

capacitance is higher than metal to substrate

capacitance

Peripheral capacitance:-

⇒ The source and drain of n+ diffusion region forms junctions with p substrate at uniform depth.

⇒ //y, P+ active regions may form junctions with N-well or N-type of substrate.

⇒ For diffusions regions each diode does form associated with peripheral capacitance which is measured in PF/unit length.

⇒ The typical values of different technology are given by.

diffusions capacitance	Chemical values		
	5µm	2µm	1.2µm
C _{area}	1.082×10^4 PF/µm ²	1.25×10^4 PF/µm ²	1.75×10^4 PF/µm ²
C _{peripheral}	8×10^4 PF/µm	Negligible	Negligible

Fringing fields:-

⇒ capacitance due to fringing field effects can be a major component of overall capacitance of interconnected wires.

⇒ fringing field capacitance can be of the same order of area capacitance then capacitance of fringing field can be given as

$$C_{FF} = \epsilon_0 \epsilon_{ins} \frac{2\pi l}{\ln \left[1 + \frac{2d}{t} \left(1 + \frac{t}{4d} \right) \right]}$$

l - length of channel

t - thickness of wire

d - distance b/w wire & substrate

∴ The total wire capacitance can be given as

$$C_w = C_{area} + C_{FF}$$

C_{area} - area capacitance

C_{FF} - Fringing field capacitance

Many of these types of wires can be used for connecting the different parts of the circuit and also for carrying signals. The level of the signal is also important.

Scaling Models & Scaling Factors

Basically there are 2 types of scaling models

1) constant electric field scaling model

2) constant voltage scaling model

In accordance of these two scaling models we are having a special type of scaling model

called "M.S. scaling model" and dimension 2.5.

The following fig indicates that the substrate

levels which are associated with

scaling of Mos ckt's

⇒ Micro electronic technology may be characterized in terms of several indicators or figure of merits

⇒ The commonly used are

- 1) Minimum feature size;
- 2) No. of gates on chip
- 3) Power dissipation.
- 4) Maximum operational frequency
- 5) die size.
- 6) Production cost

⇒ Many of these figure of merits can be improved by reducing the device dimensions of transistors interconnections and separation b/w features and by adjusting doping level supply voltage.

Scaling Models & scaling factors :-

⇒ Basically there are 2 types of scaling models

- 1) constant electric field scaling model.
- 2) constant voltage scaling model.

⇒ In accordance of these two scaling models we are having a special type of scaling model called "combined voltage and dimension S.M."

⇒ The following fig indicates that the substrate doping levels which are associated with

↳ Scaling of transistors.

$$V_G = \text{length} \times \text{width} = L \times W = \sqrt{k} \times \frac{1}{\sqrt{k}}$$

$$V_G = \sqrt{k} \times \frac{1}{\sqrt{k}}$$

(i) Gate oxide thickness is scaled by \sqrt{k}

$$C_{ox} = \frac{\epsilon_0 \epsilon_r}{D}$$

Capacitance per unit area is inversely proportional to gate oxide thickness

Capacitance per unit area is scaled by \sqrt{k}

Capacitance per unit area is scaled by \sqrt{k}

Capacitance per unit area is scaled by \sqrt{k}

⇒ In order to accommodate these 3 scaling models we use 2 scaling factors as $1/\sqrt{k}$ & $1/k$.

⇒ $1/k$ is chosen as a scaling factor for supply voltage V_{DD} & gate oxide thickness D and

$1/\sqrt{k}$ is used for all other linear dimensions.

NOTE:-

→ For constant electric field mode $\beta = \alpha$ and for constant voltage mode $\beta = 1$

For constant voltage mode $\beta = 1$

$$C_{ox} = \frac{\epsilon_0 \epsilon_r}{D}$$

where D - depletion region width

and α is scaled by $1/\sqrt{k}$

and V_G is scaled by $1/\sqrt{k}$

and V_G is scaled by $1/\sqrt{k}$

is scaled by $1/\sqrt{k}$

$$\frac{1}{\sqrt{k}} = \frac{1/\sqrt{k}}{1/\sqrt{k}} = \frac{1/\sqrt{k}}{1/\sqrt{k}} = 1$$

Scaling factors for device Parameters

1) Gate area (A_G) :-

$$A_G = \text{length} \times \text{width} = L \times w = \frac{1}{\lambda} \times \frac{1}{\lambda} = \frac{1}{\lambda^2}$$

$$\therefore \boxed{A_G = \frac{1}{\lambda^2}}$$

2) gate capacitance / unit area :- (C_0 or C_{ox})

$$C_0 = \frac{\epsilon_0 \epsilon_x}{D}$$

where $\epsilon_0 \epsilon_x$ is Permittivity of gate oxide

i.e., $\epsilon_0 \epsilon_x = \epsilon_0 \epsilon_{ins}$ and D is gate oxide thickness which is scaled by $1/\lambda$.

$$C_0 = \frac{\epsilon_0 \epsilon_x}{D} = \frac{1}{\lambda} = \beta$$

$$\boxed{C_0 = \beta}$$

3) Gate capacitance (C_g) :-

where C_0 is absolute value i.e., $C_0 = \beta$

$$C_g = \beta \frac{1}{\lambda} \times \frac{1}{\lambda} = \frac{\beta}{\lambda^2}$$

$$\boxed{C_g = \frac{\beta}{\lambda^2}}$$

4) Parasitic capacitance (C_x) :-

$$C_x = \frac{A_x}{d}$$

where d - depletion region around source and drain which is scaled by $1/\lambda$ and A_x is area of depletion region around source and drain which is scaled by $1/\lambda^2$

$$C_x = \frac{A_x}{d} = \frac{1/\lambda^2}{1/\lambda} = \frac{1}{\lambda}$$

5. carrier density in the channel (Q_{ON}) :-

$$Q_{ON} = C_0 V_{GS}$$

$$\frac{Q_{ON}}{V_{GS}} = C_0$$

$$C_0 = \frac{\beta}{V_{GS}}$$

$$Q_{ON} = \beta \times \frac{1}{\beta} = 1$$

6. ON channel resistance (R_{ON}) :-

$$R_{ON} = \frac{L}{\omega} = \frac{L}{\frac{\beta}{11k}} = 1$$

7. gate delay (T_d) :-

$$T_d = C_g R_{ON}$$

8. maximum operating freq (f_o) :-

$$f_o = \frac{\omega}{L} \frac{11k C_0 V_{GS}}{2g}$$

$$= \frac{11k}{11k} \frac{\beta \cdot \frac{1}{\beta} \times \frac{1}{\beta}}{\beta/2} = \frac{2}{\beta}$$

9. saturation current (I_{ds}) :-

$$I_{ds} = \frac{C_{ON}}{2} \frac{\omega}{L} [V_{GS} - V_t]^2$$

$$I_{ds} = \frac{\beta}{2} \frac{11k}{11k} \left[\frac{1}{\beta} \right]^2 = \frac{1}{2\beta}$$

$$= \frac{\beta}{2} \frac{1}{\beta^2}$$

$$= \frac{1}{2\beta}$$

10. current density (J) :-

$$J = I_{ds}/A$$

$$J = \frac{1/\beta}{1/2} = \frac{2}{\beta}$$

11. switching energy per gate (E_g) :-

$$E_g = \frac{C_g}{2} V_{DD}^2 = \frac{\beta/2}{2} \cdot \frac{1}{\beta} = \frac{1}{2\beta}$$

12. Power dissipation per gate (P_g) :-

$$P_g = P_{gs} + P_{gd}$$

where P_{gs} - static power = $\frac{V_{DD}^2}{R_{ON}}$

$$= \frac{1}{\beta^2}$$

P_{gd} - dynamic power

$$= \frac{1}{2} P_{gd} = \frac{E_{g} f_0}{2} = \frac{1}{2} \frac{C^2}{\beta} = \frac{1}{\beta^2}$$

$$P_g = \frac{1}{\beta^2} + \frac{1}{\beta^2} = \frac{2}{\beta^2} \text{ i.e. } \frac{1}{\beta^2}$$

13. Power dissipation per unit area (P_a) :-

$$P_a = P_g / A = \frac{1}{\beta^2} = \frac{1}{\beta^2}$$

14. Power speed product (P_t) =

$$P_t = P_a \times P_g = \frac{1}{\beta^2} \times \frac{1}{\beta^2} = \frac{1}{\beta^4}$$

$$= \frac{1}{\beta^4} \text{ i.e. } \frac{1}{\beta^4}$$

$$= \frac{1}{\beta^4} = \frac{1}{\beta^4}$$

$$= \frac{1}{\beta^4}$$

$$= \frac{1}{\beta^4}$$

Power speed product

$$= \frac{1}{\beta^4}$$

$$= \frac{1}{\beta^4}$$

Power speed product

Scaling objects:-

S.No

Parameter

combined voltage & dimensions

S.No	Parameter	combined voltage & dimension	constant electric field ($\beta=2$)	constant voltage ($\beta=1$)
1	supply voltage V_{dd}	$1/\beta$	$1/k$	1
2	channel length (L)	$1/\alpha$	$1/k$	$1/k$
3	width of the channel (W)	$1/k$	$1/\alpha$	$1/k$
4	gate oxide thickness (D)	$1/\beta$	$1/\alpha$	1
5	Gate area (A_G)	$1/\alpha^2$	$1/\alpha^2$	$1/\alpha^2$
6	Gate capacitance per unit area (C_{ox})	β	α	1
7	Gate capacitance C_g	β/α^2	$1/\alpha$	$1/\alpha^2$
8	Parasitic capacitance (C_p)	$1/\alpha$	$1/\alpha$	$1/k$
9	carriers density in the channel (n_{ch})	1	1	1
10	on channel resistance (R_{on})	1	1	1
11	gate delay (T_d)	β/α^2	$1/\alpha$	$1/\alpha^2$
12	maximum operating frequency (f_0)	α^2/β	α	α^2
13	saturation current (I_{ds})	$1/\beta$	$1/\beta$	1
14	current density (J)	α^2/β	α	α^2
15	switching energy per gate	$1/\alpha^2\beta$	$1/\beta$	$1/\alpha^2$

16	Power dissipation Per gate (P_g)	$\propto 1/\beta^2$	$\propto 1/L^2$	
17	Power dissipation Per unit area (P_a)	$\propto \frac{L^2}{\beta^2}$	1	$\propto L^2$
18	Power speed Product: (P_t)	$\propto \frac{1}{L^2\beta}$	$\propto \frac{1}{L^3}$	$\propto \frac{1}{L^2}$

limitations on scaling:-

substrate doping level:-

So far we discussed about various effects, we have neglected the built-in (junction) potential V_B which interm depends on substrate doping level and this is acceptable so long V_B is small compared to V_{dd} .

substrate doping scaling factor:-

As the channel length of MOS transistor is reduced, the depletion region width also to be scaled down to prevent source & drain depletion region from meeting. The depletion P width 'd' for a junction can be given as

$$d = \sqrt{\frac{2\epsilon V}{qNR}}$$

where

- q - charge of an electron
- NR - substrate doping level
- V - max. applied voltage = V_{dd}

The built-in potential ' V_B ' can be given as

$$V_B = \frac{kT}{q} \ln \left[\frac{N_A N_D}{n_i^2} \right]$$

where N_D - drain & source doping level.

n_i - intrinsic carrier concentration.

if N_B is increase to reduce 'd', at the same time V_B is also enlarged thus for combined voltage and dimension scaling model we can

write $V_a = mV_B$ where m is a real number.

then $V = V_a + V_B$
 $V = mV_B + V_B$

$V_1 = V_B (1+m)$

Now if we scaled down 'V_a' by $1/\beta$, we have

$V_a = \frac{mV_B}{\beta}$

$V_2 = V_a + V_B$

$= \frac{mV_B}{\beta} + V_B$

$= \frac{mV_B + \beta V_B}{\beta}$

$V_2 = \frac{V_B (m + \beta)}{\beta}$

The effective scaled voltage

$V_s = \frac{V_2}{V_1} = \frac{V_B (m + \beta) / \beta}{V_B (1 + m)} = \frac{(m + \beta)}{\beta (1 + m)}$

$V_s = \frac{m + \beta}{\beta (1 + m)}$

Limitations due to subthreshold current:-

⇒ one of the major concerns in the scaling of devices is the effect on subthreshold current ' I_{sub} ' which may be expressed as

$$I_{sub} \propto e^{-\frac{(V_{gs} - V_t)}{kT/q}}$$

⇒ when a transistor is at off state, then the value of $(V_{gs} - V_t)$ is negative and should be as large as possible to minimize

I_{sub} :

⇒ As the voltages are scaled down then the ratio of $(V_{gs} - V_t)$ to $\frac{kT}{q}$ will get minimize so that subthreshold current increases.

⇒ for this reason, it may be desirable to scale both V_{gs} and V_{DD} together with V_{DD} by a factor " $\frac{1}{a}$ "

∴ a is generally greater than b .

⇒ The max electric field across the depletion region is given by $E_{max} = \frac{2V}{d} = \frac{2(V_a - V_b)}{d}$ ∵ $a > b$.

⇒ The junction breakdown voltage can be given as $BV = \frac{60 \epsilon_{ins} E^2}{2qNB}$

⇒ Note:-

→ extra care is therefore required in estimating breakdown voltages for scaled devices.

→ If the electric fields are greater and breakdown voltage is greater at the corners of diffusion regions underlying SiO_2 .

Limitations on logic levels & supply voltage due to noise

⇒ The major advantages in the scaling of devices are smaller gate delay time i.e, higher operating frequency & lower internal power consumption.

⇒ The lowering interbase spacing and higher switching speeds increased noise in VLSI chips, so noise may also be amplified and this is a major concern.

⇒ The mean square current fluctuations in the channel can be given as

$$\overline{i^2} = 4kT R_n g_m \Delta f \quad \text{--- (1)}$$

where R_n - noise resistance

Δf - bandwidth

$$g_m = \frac{B V_p}{V_p}$$

$$V_p = \text{pinch off voltage} = \frac{\mu V_{ox}}{L}$$

⇒ The equivalent noise resistance R_n can be given as

$$R_n = \frac{\left[\frac{1}{2} \frac{V_{g1}}{V_{p1}} + \frac{1}{6} \right]}{g_m} \quad \text{--- (2)}$$

where $V_{g1} = V_{gs} - V_t + V_B$

$$V_{p1} = V_p + V_B$$

i.e, $R_n = \frac{\left[\frac{1}{2} \left[\frac{V_{gs} - V_t + V_B}{V_p + V_B} \right] + \frac{1}{6} \right]}{g_m}$

∴ The thermal noise equivalent $R_n g_m$ can be

give as $R_n g_m = \frac{1}{2} \left[\frac{V_{gs} - V_t + V_B}{V_p + V_B} \right] + \frac{1}{6} \quad \text{--- (3)}$

⇒ observing eq (3) the value $R_n g_m$ is also dependent on V_g , but only to very small extent.

⇒ The modified expression of F_{ngm} when cox is scaled can be given as

$$F_{ngm} = \frac{1}{2} \left[\frac{V_g}{V_g - \frac{1}{2} \left(\frac{a}{\text{cox}} \right)^2 \left(\frac{1+4g^2 \text{cox}}{a} \right)^{1/2}} \right]^{1/6}$$

where $a = (2 \epsilon_{int} \cdot V_{NB})^2$

⇒ Thus due to the increase in the value of cox , F_{ngm} decreased by a small amount which in turn decreased the ratio of logic levels to thermal noise by same amount.

Switch logic:-


→ Switch logic is based on pass transistors (or) in the transmission gates.

* This approach is fast for smaller arrays and takes no static current from supply rails hence power dissipation of such arrays is small.

Since, current flows only on switching.


* Pass transistor logic is similar to logic arrays on relay contact.

* The basic "AND" connections are set out as shown in the fig below, but many combinations of switches are possible.




② $V_{out} = V_{in}$ when $ABCD = 1$

* Here logic levels will be degraded by V_t effects.



$V_{out} = V_{in} - V_{tp}$ when ABCDEFGH=1

cmos 5-way selector switch:-






$V_o = V_1A + V_2B + V_3C + V_4D + V_5E$


* where A, B, C, D, E are "mutually exclusive elements"

Note:- Here "Vout" logic levels degradation not occurs and i.e free from "Vt" elements.


pass transistor & transmission gates:-

switches and switch logics may be form from simple n-type (or) p-type pass transistors





→ Transmission gate equivalent symbol.



* Loss of logic '1' if the gate of pass transistor is driven from another pass transistor.

* Fig. some properties of pass transistors & some logic families.

Gate logic :- (or) (Alternative form of switch logics)

(or) Alternative ~~to~~ Gate logic.

* CMOS circuits suffers from increased Area and corresponding increased capacitance and delays as logic gates become more complex.

* For this reason, the designers developed the circuits that can be used to supplement complementary CMOS circuits.

* These are not supposed to replace CMOS but either to be used for special purposes.

* We have various alternatives to the inverter based CMOS logic circuits.

(i) pseudo CMOS logic circuit.

(ii) dynamic CMOS logic circuit.


(iii) clocked CMOS logic circuit (i.e. $\frac{2}{\phi}$ logic)

(iv) Domino logic ckt.

(v) npcmos logic ckt.

(i) pseudo nmos logic circuit:



* pseudo nmos logic is one of the type of Alternative gate logic circuits i.e; used to supplement cmos logic circuits.



* In this the depletion mode pullup nmos is to be replaced with ~~pmos~~ pmos and the gate terminal of pmos is always connected to ground.

2 I/P NAND using pseudo nmos


2 I/P NOR using pseudo nmos



(ii) dynamic cmos logic circuit:

The actual logic is implemented in the nmos logic and a p-transistors is use ~~for~~ non-time critical pre-charging of output. i.e the o/p capacitance is charged to VDD during off period of clock signal ϕ .


During this gate time, inputs are applied to n-block and state of logic is then evaluated during on period of clock when bottom nmos will get on.



3) clocked cmos logic :-

→ The logic is implemented in both n & p transistors in the form of pullup ~~to pull down~~ p-block & pull down n-block.


→ The logic in this case is evaluated during the ϕ period of clk.




4) Domino cmos logic :-

→ An extension of dynamic CMOS logic ckt is called domino logic

→ This is modified arrangement that allows of cascading logic structures using only single phase clock so at the we use a buffer.




5) npcmos logic :-




- * This is an other version basic dynamic logic arrangement.
- * The actual logic blocks n & p are arranged in the alternative format in cascaded structure.
- * One block is fed with clock signal $\bar{\phi}$. as shown in the figure above.

unit:-



conventional CMOS logic gate.




adiabatic logic ckt.

operation of adiabatic logic gate:-

- ⇒ replace each of PMOS & NMOS devices in the pullup & pulldown N/w with transmission gate
- ⇒ use expanded pullup N/w to drive true o/p.
- ⇒ use expanded pulldown N/w to drive complimentary o/p.
- ⇒ Both N/w's in the transformed ckt are used to charge & discharge load capacitance.
- ⇒ Replace DC VDD by a time varying VDD by allow adiabatic logic.

Implementation of adiabatic CMOS 2 i/p NAND/AND:-

note:-
No. of transistors requirement will get doubled



$V_A = 1$ if $x=1, y=1$ (AND)

$V_A = 0$ if $x=0, y=0$ (AND)

overhead of switching supply times